PCB Design Rules - Commits

by adom

Canonical PCB fab design rules (DRC) for every popular vendor: one JSON record per vendor, process and layer count, with generated Fusion/EAGLE .dru and .edru, KiCad .kicad_dru plus board-setup JSON, Altium .RUL exports, and a human comparison table. Every number cites the vendor's own capabilities page and the date it was read.

Overview Files Skills Discover Packages Releases Dependencies Issues1 Breadcrumbs Pull Requests1 Activity

Commit History

21 commits ← Back to Activity

Specify 3rdPartyFab reference/value sizes and face-aware mechanical silkscreen policy

John Lauer · a59b909 · 5d ago

Document 1 oz finished copper standard and 2 oz request option; preserve existing DRC limits

John Lauer · fce5c48 · 8d ago

Silkscreen text minimums: 3rdPartyFab 0.5 mm, JLCPCB 0.8 mm (Adom-tested)

John Lauer · 437f71a · 12d ago

Delete fusion/adom-instapcb-4L.edru

John Lauer · f765c62 · 14d ago

Delete fusion/adom-instapcb-2L.dru

John Lauer · c52dba0 · 14d ago

Delete fusion/adom-instapcb-2L.edru

John Lauer · ef75052 · 14d ago

Delete fusion/adom-instapcb-4L.dru

John Lauer · e0e44b3 · 14d ago

Delete altium/adom-instapcb-4L.RUL

John Lauer · 8175e48 · 14d ago

Delete altium/adom-instapcb-2L.RUL

John Lauer · 207b0fb · 14d ago

Delete kicad/adom-instapcb-4L.kicad_dru

John Lauer · 1cc7be0 · 14d ago

Delete kicad/adom-instapcb-4L.board-setup.json

John Lauer · cebb62c · 14d ago

Delete kicad/adom-instapcb-2L.kicad_dru

John Lauer · 5b4e78a · 14d ago

Delete kicad/adom-instapcb-2L.board-setup.json

John Lauer · dcbc168 · 14d ago

Delete rules/records/adom-instapcb.json

John Lauer · 215b65a · 14d ago

Rename the 3rd party fab rule packs: adom-3rdpartyfab

John Lauer · 676909d · 14d ago

Use generic 3rd party fab wording

John Lauer · 33b6fc3 · 20d ago

Merge PR #86: Disable the all/all same-signal 'Same-net track spacing' rule: it reports every trace joint as an Overlap…

John Lauer · 05895ac · 1mo ago

generate.py: emit the Same-net track spacing rule disabled (it flags every trace joint as an Overlap warning); regenera…

John Lauer · 0f50312 · 1mo ago

Verification: loaded all six 2L/4L .edru files (InstaPCB, JLCPCB, PCBWay) into a real Fusion board on AdomLapper via dr…

John Lauer · e35f213 · 1mo ago

Initial publish: canonical per-vendor PCB fab design rules. 13 vendors, 56 records (vendor, process, layer count) read…

John Lauer · bafc3ce · 1mo ago

Initial commit: skill/pcb-design-rules

John Lauer · 01e26bb · 1mo ago