skill
PCB Design Rules
Public Made by Adomby adom
Canonical PCB fab design rules (DRC) for every popular vendor: one JSON record per vendor, process and layer count, with generated Fusion/EAGLE .dru and .edru, KiCad .kicad_dru plus board-setup JSON, Altium .RUL exports, and a human comparison table. Every number cites the vendor's own capabilities page and the date it was read.
← Commit history
fusion/adom-instapcb-2L.drudeleted−71@@ -1,71 +0,0 @@-description[3rd party fab 2-layer design rules (standard process) | | Min trace width: 0.1 mm (3.94 mil) - 1 oz copper | Min spacing: 0.1 mm (3.94 mil) - 1 oz copper, different nets | Min drill: 0.15 mm (5.91 mil) | Min via: 0.15 mm hole / 0.25 mm pad | Annular ring: via 0.1 mm, pad 0.18 mm | Copper to board edge: 0.2 mm | Hole to hole: 0.2 mm | Drill range: 0.15 mm to 6.3 mm | Board thickness options: 1.6 mm | Copper weight options: 1 oz | | Baseline of the 3rd party fab service. Preferred values in the seed file: default class preferred track 0.2 mm, power class preferred 0.3 mm; preferred via hole 0.2 mm (0.25 mm in the shipped file). Min via allowed on 2-layer. | | Sources: | - adom/fusion-bridge addin/AdomBridge/resources/dru/Adom-InstaPCB-2-Layer.edru (read 2026-09-03)]--layerSetup = (1*16)-mtCopper = 0.035mm 0.035mm 0.035mm 0.035mm 0.035mm 0.035mm 0.035mm 0.035mm 0.035mm 0.035mm 0.035mm 0.035mm 0.035mm 0.035mm 0.035mm 0.035mm-mtIsolate = 1.6mm 0.15mm 0.2mm 0.15mm 0.2mm 0.15mm 0.2mm 0.15mm 0.2mm 0.15mm 0.2mm 0.15mm 0.2mm 0.15mm 0.2mm-mdWireWire = 3.94mil-mdWirePad = 3.94mil-mdWireVia = 3.94mil-mdPadPad = 5.91mil-mdPadVia = 3.94mil-mdViaVia = 3.94mil-mdSmdPad = 3.94mil-mdSmdVia = 3.94mil-mdSmdSmd = 3.94mil-mdCopperDimension = 7.87mil-mdDrill = 7.87mil-msWidth = 3.94mil-msDrill = 5.91mil-mdViaViaSameLayer = 6mil-mdSmdStop = 0mil-msMicroVia = 12mil-msBlindViaRatio = 0.5-rvPadTop = 0-rvPadInner = 0-rvPadBottom = 0-rvViaOuter = 0-rvViaInner = 0-rvMicroViaOuter = 0-rvMicroViaInner = 0-rlMinPadTop = 7.09mil-rlMaxPadTop = 80mil-rlMinPadInner = 7.09mil-rlMaxPadInner = 20mil-rlMinPadBottom = 7.09mil-rlMaxPadBottom = 80mil-rlMinViaOuter = 3.94mil-rlMaxViaOuter = 20mil-rlMinViaInner = 3.94mil-rlMaxViaInner = 20mil-rlMinMicroViaOuter = 3.94mil-rlMaxMicroViaOuter = 20mil-rlMinMicroViaInner = 3.94mil-rlMaxMicroViaInner = 20mil-psTop = -1-psBottom = -1-psFirst = -1-psElongationLong = 100-psElongationOffset = 100-mvStopFrame = 0-mvCreamFrame = 0-mlMinStopFrame = 1.5mil-mlMaxStopFrame = 4mil-mlMinCreamFrame = 0mil-mlMaxCreamFrame = 0mil-mlViaStopLimit = 20mil-srRoundness = 0-srMinRoundness = 0mil-srMaxRoundness = 0mil-slThermalIsolate = 10mil-slThermalsForVias = 0-dpMaxLengthDifference = 400mil-dpGapFactor = 2.5-checkAngle = 0-checkRestrict = 1-checkStop = 0-checkValues = 0-checkNames = 1-checkWireStubs = 1-checkPolygonWidth = 0-useDiameter = 13-maxErrors = 50