PCB Design Rules
Public Made by Adomby adom
Canonical PCB fab design rules (DRC) for every popular vendor: one JSON record per vendor, process and layer count, with generated Fusion/EAGLE .dru and .edru, KiCad .kicad_dru plus board-setup JSON, Altium .RUL exports, and a human comparison table. Every number cites the vendor's own capabilities page and the date it was read.
jlcpcb-*.kicad_dru: min-clearance applies to track-track only (pads and zones unchecked)
kicad/jlcpcb-2L.kicad_dru min-clearance has (condition "A.type == 'track' && B.type == 'track'"), so pad-to-pad and pad-to-track gaps under JLCPCB's 0.10 mm 2-layer spacing are never flagged when a board's netclass is tighter (seen: 222 pad-to-pad gaps at 0.0899 mm passing). Please make the clearance rule unconditioned (all copper), and check the 4L/6L and 3rd party fab files for the same pattern. Found through adom-aiflow-jlcpcb rules.
1 Reply
Log in to reply.