skill
PCB Design Rules
Public Made by Adomby adom
Canonical PCB fab design rules (DRC) for every popular vendor: one JSON record per vendor, process and layer count, with generated Fusion/EAGLE .dru and .edru, KiCad .kicad_dru plus board-setup JSON, Altium .RUL exports, and a human comparison table. Every number cites the vendor's own capabilities page and the date it was read.
main
John Lauer
Initial publish: canonical per-vendor PCB fab design rules. 13 vendors, 56 records (vendor, process, layer count) read…
bafc3ce
1mo ago
123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208
{
"vendor": "Elecrow",
"vendorSlug": "elecrow",
"vendorUrl": null,
"records": [
{
"process": "standard",
"layerCount": 2,
"minTraceWidth": {
"mm": 0.1524,
"mil": 6.0,
"condition": "minimum, recommend greater than 8 mil"
},
"minSpacing": {
"mm": 0.1524,
"mil": 6.0,
"condition": "trace to trace, minimum, recommend greater than 8 mil; pad to pad minimum is 8 mil (0.2032 mm)"
},
"minDrill": {
"mm": 0.3,
"mil": 11.81
},
"minVia": {
"drillMm": 0.3,
"drillMil": 11.81,
"padMm": null,
"padMil": null
},
"annularRing": null,
"copperToBoardEdge": null,
"holeToHole": null,
"maskExpansion": null,
"maskSliver": null,
"silkLineWidth": {
"mm": 0.15,
"mil": 5.91
},
"silkToCopper": null,
"minCopperClearance": {
"mm": 0.1524,
"mil": 6.0,
"condition": "different nets"
},
"boardThicknessOptionsMm": [
0.6,
0.8,
1.0,
1.2,
1.6,
2.0
],
"copperWeightOptionsOz": [
1,
2
],
"surfaceFinishes": [
"HASL",
"HASL Lead Free",
"ENIG"
],
"maxBoardSize": {
"xMm": 550.0,
"yMm": 550.0
},
"notes": "Specs apply to regular custom PCB online ordering service, 1 to 8 layers share these limits. Maximum size 55cm x 55cm, minimum board dimension 10mm. Inner layer copper 17um (0.5 oz) or 35um (1 oz). Order form also offers OSP finish, 2.5mm thickness, and min castellated hole 0.60mm. Drill tolerance plated 0.1mm, non-plated 0.05mm. Outline tolerance plus or minus 0.20mm. Min silkscreen text height 0.8mm.",
"sources": [
{
"url": "https://www.elecrow.com/pcb-manufacturing.html",
"dateRead": "2026-09-03"
}
]
},
{
"process": "standard",
"layerCount": 4,
"minTraceWidth": {
"mm": 0.1524,
"mil": 6.0,
"condition": "minimum, recommend greater than 8 mil"
},
"minSpacing": {
"mm": 0.1524,
"mil": 6.0,
"condition": "trace to trace, minimum, recommend greater than 8 mil; pad to pad minimum is 8 mil (0.2032 mm)"
},
"minDrill": {
"mm": 0.3,
"mil": 11.81
},
"minVia": {
"drillMm": 0.3,
"drillMil": 11.81,
"padMm": null,
"padMil": null
},
"annularRing": null,
"copperToBoardEdge": null,
"holeToHole": null,
"maskExpansion": null,
"maskSliver": null,
"silkLineWidth": {
"mm": 0.15,
"mil": 5.91
},
"silkToCopper": null,
"minCopperClearance": {
"mm": 0.1524,
"mil": 6.0,
"condition": "different nets"
},
"boardThicknessOptionsMm": [
0.6,
0.8,
1.0,
1.2,
1.6,
2.0
],
"copperWeightOptionsOz": [
1,
2
],
"surfaceFinishes": [
"HASL",
"HASL Lead Free",
"ENIG"
],
"maxBoardSize": {
"xMm": 550.0,
"yMm": 550.0
},
"notes": "Same published spec table as 2 layer: multi layers 1-2-4-6-8 share these limits. 4 layer adds two inner layers (G1, G2 gerbers). Inner layer copper 17um (0.5 oz) or 35um (1 oz).",
"sources": [
{
"url": "https://www.elecrow.com/pcb-manufacturing.html",
"dateRead": "2026-09-03"
}
]
},
{
"process": "standard",
"layerCount": 6,
"minTraceWidth": {
"mm": 0.1524,
"mil": 6.0,
"condition": "minimum, recommend greater than 8 mil"
},
"minSpacing": {
"mm": 0.1524,
"mil": 6.0,
"condition": "trace to trace, minimum, recommend greater than 8 mil; pad to pad minimum is 8 mil (0.2032 mm)"
},
"minDrill": {
"mm": 0.3,
"mil": 11.81
},
"minVia": {
"drillMm": 0.3,
"drillMil": 11.81,
"padMm": null,
"padMil": null
},
"annularRing": null,
"copperToBoardEdge": null,
"holeToHole": null,
"maskExpansion": null,
"maskSliver": null,
"silkLineWidth": {
"mm": 0.15,
"mil": 5.91
},
"silkToCopper": null,
"minCopperClearance": {
"mm": 0.1524,
"mil": 6.0,
"condition": "different nets"
},
"boardThicknessOptionsMm": [
0.6,
0.8,
1.0,
1.2,
1.6,
2.0
],
"copperWeightOptionsOz": [
1,
2
],
"surfaceFinishes": [
"HASL",
"HASL Lead Free",
"ENIG"
],
"maxBoardSize": {
"xMm": 550.0,
"yMm": 550.0
},
"notes": "Same published spec table as 2 layer: multi layers 1-2-4-6-8 share these limits. Inner layer copper 17um (0.5 oz) or 35um (1 oz).",
"sources": [
{
"url": "https://www.elecrow.com/pcb-manufacturing.html",
"dateRead": "2026-09-03"
}
]
}
]
}