skill
PCB Design Rules
Public Made by Adomby adom
Canonical PCB fab design rules (DRC) for every popular vendor: one JSON record per vendor, process and layer count, with generated Fusion/EAGLE .dru and .edru, KiCad .kicad_dru plus board-setup JSON, Altium .RUL exports, and a human comparison table. Every number cites the vendor's own capabilities page and the date it was read.
main
123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869
{
"schema_version": 1,
"slug": "pcb-design-rules",
"type": "skill",
"title": "PCB Design Rules",
"brief": "Canonical PCB fab design rules (DRC) for every popular vendor: one JSON record per vendor, process and layer count, with generated Fusion/EAGLE .dru and .edru, KiCad .kicad_dru plus board-setup JSON, Altium .RUL exports, and a human comparison table. Every number cites the vendor's own capabilities page and the date it was read.",
"version": "0.1.0",
"hero": {
"type": "billboard",
"headline": "Design rules for every fab, one page",
"subhead": "JSON records plus ready-to-load Fusion, KiCad and Altium rule files for 14 PCB vendors"
},
"author": {
"name": "John Lauer",
"email": "[email protected]"
},
"tags": [
"pcb",
"design-rules",
"drc",
"fabrication",
"jlcpcb",
"pcbway",
"fusion",
"kicad",
"altium",
"edru",
"kicad_dru"
],
"license": "proprietary",
"visibility": {
"public": true
},
"sample_prompts": [
{
"label": "Compare fab limits",
"prompt": "what is the minimum trace width and drill for JLCPCB vs PCBWay 2 layer?"
},
{
"label": "Load rules into Fusion",
"prompt": "load the JLCPCB 4 layer design rules into my Fusion board"
},
{
"label": "KiCad rules for a fab",
"prompt": "give me the KiCad custom rules file for OSH Park 2 layer"
}
],
"discovery_triggers": [
"design rules",
"DRC",
"JLCPCB rules",
"load PCBWay rules",
"drc load",
"fab capabilities",
"min trace width",
"min drill size",
"annular ring",
"edru",
"kicad_dru"
],
"discovery_pitch": "Use when the user asks about PCB design rules, DRC limits, fab capabilities, minimum trace width, drill, via or annular ring limits, or wants to load a fab's rules into Fusion, KiCad or Altium.",
"metadata": {},
"created_at": "2026-09-03T12:39:44.118Z",
"updated_at": "2026-09-03T12:39:44.118Z",
"source_path": "SKILL.md",
"sub_skills": [],
"parent_app": null,
"org": "adom"
}