skill

PCB Design Rules

Public Made by Adom

by adom

Canonical PCB fab design rules (DRC) for every popular vendor: one JSON record per vendor, process and layer count, with generated Fusion/EAGLE .dru and .edru, KiCad .kicad_dru plus board-setup JSON, Altium .RUL exports, and a human comparison table. Every number cites the vendor's own capabilities page and the date it was read.

pcbdesign-rulesdrcfabricationjlcpcbpcbwayfusionkicadaltiumedrukicad_dru
Overview Files Skills Discover Packages Releases Dependencies Issues1 Breadcrumbs Pull Requests1 Activity
main
pcb-design-rules / kicad / advanced-circuits-4pcb-advanced-standard-2L.board-setup.json
HistoryDownload
John Lauer Initial publish: canonical per-vendor PCB fab design rules. 13 vendors, 56 records (vendor, process, layer count) read… bafc3ce 1mo ago
12345678910111213141516171819202122232425
{
  "vendor": "Advanced Circuits (4PCB)",
  "process": "advanced-standard",
  "layerCount": 2,
  "boardSetupConstraints": {
    "minTrackWidthMm": 0.1397,
    "minClearanceMm": 0.1397,
    "minViaDrillMm": 0.1499,
    "minViaDiameterMm": 0.5309,
    "minHoleMm": 0.1499,
    "copperEdgeClearanceMm": 0.254,
    "holeToHoleMm": 0.3048,
    "annularRingViaMm": 0.1905,
    "annularRingPadMm": null,
    "silkMinLineWidthMm": 0.1016,
    "maskExpansionMm": 0.0762
  },
  "notes": "Apply as Board Setup, Constraints. The matching .kicad_dru file carries the same limits as custom rules; the two are redundant on purpose so both the GUI constraints and kicad-cli DRC enforce them.",
  "sources": [
    {
      "url": "https://www.4pcb.com/pcb-capabilities.html",
      "dateRead": "2026-09-03"
    }
  ]
}