skill
PCB Design Rules
Public Made by Adomby adom
Canonical PCB fab design rules (DRC) for every popular vendor: one JSON record per vendor, process and layer count, with generated Fusion/EAGLE .dru and .edru, KiCad .kicad_dru plus board-setup JSON, Altium .RUL exports, and a human comparison table. Every number cites the vendor's own capabilities page and the date it was read.
main
John Lauer
Initial publish: canonical per-vendor PCB fab design rules. 13 vendors, 56 records (vendor, process, layer count) read…
bafc3ce
1mo ago
1234567891011121314151617181920212223242526272829303132333435363738394041424344454647484950515253545556575859606162636465666768697071
description[PCBWay 4-layer design rules (advanced process) | | Min trace width: 0.0508 mm (2.0 mil) - inner layer 2/2mil with H/H oz base copper (partial traces only); capabilities table advanced inner 0.5oz: 4mil, parts 3.5mil. Outer layer 2/2mil with 1/3 oz base copper | Min spacing: 0.0508 mm (2.0 mil) - inner layer H/H oz or outer 1/3 oz base copper, partial traces only; capabilities table advanced inner 0.5oz: 3.5mil spacing (4/3.5mil), outer 0.5oz: 4mil | Min drill: 0.15 mm (5.91 mil) | Min via: 0.15 mm hole / 0.3024 mm pad | Annular ring: via 0.0762 mm | Copper to board edge: 0.2 mm | Hole to hole: 0.3556 mm | Board thickness options: 0.4 mm, 0.6 mm, 0.8 mm, 1.0 mm, 1.2 mm, 1.6 mm, 2.0 mm, 2.4 mm | Copper weight options: 0.33 oz, 0.5 oz, 1 oz, 2 oz, 3 oz, 4 oz, 6 oz, 8 oz | Surface finishes: ENIG, HAL, HAL lead free, OSP, Immersion Sn, Immersion silver, Plating hard gold, Plating silver | Max board size: 609 x 889 mm | | Advanced page does not distinguish limits by layer count; same published values apply to 4 layers. Min board thickness 0.4mm (advanced), standard 0.6mm. Min inner layer isolation ring advanced 6mil (0.1524mm) before compensation. Max aspect ratio 20:1. HDI 1 to 7 steps. Max board thickness 4.5mm. | | Sources: | - https://www.pcbway.com/advanced-pcb-capabilities.html (read 2026-09-03) | - https://www.pcbway.com/capabilities.html (read 2026-09-03)]
layerSetup = (1*2*15*16)
mtCopper = 0.035mm 0.035mm 0.035mm 0.035mm 0.035mm 0.035mm 0.035mm 0.035mm 0.035mm 0.035mm 0.035mm 0.035mm 0.035mm 0.035mm 0.035mm 0.035mm
mtIsolate = 1.6mm 0.15mm 0.2mm 0.15mm 0.2mm 0.15mm 0.2mm 0.15mm 0.2mm 0.15mm 0.2mm 0.15mm 0.2mm 0.15mm 0.2mm
mdWireWire = 2.0mil
mdWirePad = 2.0mil
mdWireVia = 2.0mil
mdPadPad = 5.91mil
mdPadVia = 2.0mil
mdViaVia = 2.0mil
mdSmdPad = 2.0mil
mdSmdVia = 2.0mil
mdSmdSmd = 2.0mil
mdCopperDimension = 7.87mil
mdDrill = 14.0mil
msWidth = 2.0mil
msDrill = 5.91mil
mdViaViaSameLayer = 6mil
mdSmdStop = 0mil
msMicroVia = 12mil
msBlindViaRatio = 0.5
rvPadTop = 0
rvPadInner = 0
rvPadBottom = 0
rvViaOuter = 0
rvViaInner = 0
rvMicroViaOuter = 0
rvMicroViaInner = 0
rlMinPadTop = 7.09mil
rlMaxPadTop = 80mil
rlMinPadInner = 7.09mil
rlMaxPadInner = 20mil
rlMinPadBottom = 7.09mil
rlMaxPadBottom = 80mil
rlMinViaOuter = 3.0mil
rlMaxViaOuter = 20mil
rlMinViaInner = 3.0mil
rlMaxViaInner = 20mil
rlMinMicroViaOuter = 3.0mil
rlMaxMicroViaOuter = 20mil
rlMinMicroViaInner = 3.0mil
rlMaxMicroViaInner = 20mil
psTop = -1
psBottom = -1
psFirst = -1
psElongationLong = 100
psElongationOffset = 100
mvStopFrame = 0
mvCreamFrame = 0
mlMinStopFrame = 1.5mil
mlMaxStopFrame = 4mil
mlMinCreamFrame = 0mil
mlMaxCreamFrame = 0mil
mlViaStopLimit = 20mil
srRoundness = 0
srMinRoundness = 0mil
srMaxRoundness = 0mil
slThermalIsolate = 10mil
slThermalsForVias = 0
dpMaxLengthDifference = 400mil
dpGapFactor = 2.5
checkAngle = 0
checkRestrict = 1
checkStop = 0
checkValues = 0
checkNames = 1
checkWireStubs = 1
checkPolygonWidth = 0
useDiameter = 13
maxErrors = 50