skill

PCB Design Rules

Public Made by Adom

by adom

Canonical PCB fab design rules (DRC) for every popular vendor: one JSON record per vendor, process and layer count, with generated Fusion/EAGLE .dru and .edru, KiCad .kicad_dru plus board-setup JSON, Altium .RUL exports, and a human comparison table. Every number cites the vendor's own capabilities page and the date it was read.

pcbdesign-rulesdrcfabricationjlcpcbpcbwayfusionkicadaltiumedrukicad_dru
Overview Files Skills Discover Packages Releases Dependencies Issues1 Breadcrumbs Pull Requests1 Activity
main
pcb-design-rules / altium / advanced-circuits-4pcb-4L.RUL
HistoryDownload
John Lauer Initial publish: canonical per-vendor PCB fab design rules. 13 vendors, 56 records (vendor, process, layer count) read… bafc3ce 1mo ago
1234567891011121314151617181920212223
[Design Rules]
RuleCount=3

[Rule1]
RuleKind=Width
RuleName=MinTraceWidth
Scope1=All
Scope2=
Attribute=MinWidth=0.127mm|PreferredWidth=0.254mm|MaxWidth=25.4mm

[Rule2]
RuleKind=Clearance
RuleName=MinClearance
Scope1=All
Scope2=
Attribute=Clearance=0.127mm

[Rule3]
RuleKind=HoleSize
RuleName=MinHole
Scope1=All
Scope2=
Attribute=HoleWidth=0.254mm