component

XL7026E1

Public Made by Adom

by adom

XLSEMI DC-DC Converters, SOP-8-EP. Pinout extracted from the datasheet, KiCad symbol/footprint/3D.

componentpmicxl7026e1
Overview Files Discover Packages Releases Dependencies Issues Breadcrumbs Pull Requests Activity
← Commit history

Regenerate .lbr with adom-lbr 2.31.0. Since the 2.24.0 pass these pages gained: rounded and oval pad corners that were importing square (EAGLE roundness), pin names hidden on glyph symbols so they stop printing over the drawing, group captions using EAGLE's real alignment vocabulary, >NAME and >VALUE kept out of the pin/wire lanes, and KiCad user-layer geometry preserved. Verified with lint and validate.

John Lauer ·d84bf3a291 ·1mo ago ·parent f8c8189
1 file changed +10−10
xl7026e1.lbr+10−10
xl7026e1.lbr+10−10
@@ -54,14 +54,14 @@ <packages> <package name="SOIC-8-1EP_3.9x4.9mm_P1.27mm_EP2.29x3mm">   <description>SOIC-8-1EP, 3.9 x 4.9 mm, 1.27 mm pitch</description>-  <smd name="1" x="-2.4750" y="1.9050" dx="1.9500" dy="0.6000" layer="1"/>-  <smd name="2" x="-2.4750" y="0.6350" dx="1.9500" dy="0.6000" layer="1"/>-  <smd name="3" x="-2.4750" y="-0.6350" dx="1.9500" dy="0.6000" layer="1"/>-  <smd name="4" x="-2.4750" y="-1.9050" dx="1.9500" dy="0.6000" layer="1"/>-  <smd name="5" x="2.4750" y="-1.9050" dx="1.9500" dy="0.6000" layer="1"/>-  <smd name="6" x="2.4750" y="-0.6350" dx="1.9500" dy="0.6000" layer="1"/>-  <smd name="7" x="2.4750" y="0.6350" dx="1.9500" dy="0.6000" layer="1"/>-  <smd name="8" x="2.4750" y="1.9050" dx="1.9500" dy="0.6000" layer="1"/>+  <smd name="1" x="-2.4750" y="1.9050" dx="1.9500" dy="0.6000" layer="1" roundness="50"/>+  <smd name="2" x="-2.4750" y="0.6350" dx="1.9500" dy="0.6000" layer="1" roundness="50"/>+  <smd name="3" x="-2.4750" y="-0.6350" dx="1.9500" dy="0.6000" layer="1" roundness="50"/>+  <smd name="4" x="-2.4750" y="-1.9050" dx="1.9500" dy="0.6000" layer="1" roundness="50"/>+  <smd name="5" x="2.4750" y="-1.9050" dx="1.9500" dy="0.6000" layer="1" roundness="50"/>+  <smd name="6" x="2.4750" y="-0.6350" dx="1.9500" dy="0.6000" layer="1" roundness="50"/>+  <smd name="7" x="2.4750" y="0.6350" dx="1.9500" dy="0.6000" layer="1" roundness="50"/>+  <smd name="8" x="2.4750" y="1.9050" dx="1.9500" dy="0.6000" layer="1" roundness="50"/>   <smd name="9" x="0.0000" y="-0.0000" dx="2.2900" dy="3.0000" layer="1"/>   <polygon width="0.1200" layer="21">     <vertex x="-2.6000" y="2.4700"/>@@ -92,8 +92,8 @@   <wire x1="12.7" y1="7.62" x2="12.7" y2="-7.62" width="0.254" layer="94"/>   <wire x1="12.7" y1="-7.62" x2="-12.7" y2="-7.62" width="0.254" layer="94"/>   <wire x1="-12.7" y1="-7.62" x2="-12.7" y2="7.62" width="0.254" layer="94"/>-  <text x="0" y="10.16" size="1.27" layer="95" align="bottom-center">&gt;NAME</text>-  <text x="0" y="-10.16" size="1.27" layer="96" align="top-center">&gt;VALUE</text>+  <text x="0.0000" y="10.1600" size="1.27" layer="95" align="center">&gt;NAME</text>+  <text x="0.0000" y="-10.1600" size="1.27" layer="96" align="center">&gt;VALUE</text>   <pin name="FB" x="-17.78" y="5.08" length="middle" direction="in"/>   <pin name="VREG" x="-17.78" y="2.54" length="middle" direction="pwr"/>   <pin name="VC" x="-17.78" y="0" length="middle" direction="pas"/>