component
TPSM33620S5QRDNRQ1
Public Made by Adomby adom
Texas Instruments DC DC Converters, QFN-11(3.5x4.5). KiCad symbol, footprint and 3D as used on Adom boards; pin functions from the manufacturer datasheet.
3D Model
Open in new tab ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.
Symbol & Footprint
Schematic Symbol
Open full view ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
PCB Footprint
Open full view ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
Datasheet
Open in new tab ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
Contents
README
markdownTPSM33620S5QRDNRQ1
Texas Instruments · DC DC Converters · QFN-11(3.5x4.5)
TPSM33620S5QRDNRQ1 from Texas Instruments, in a QFN-11(3.5x4.5). Symbol and footprint are the ones used on Adom board designs; the 3D model is built from TI's RDN0011B package drawing, seated in the footprint frame. Pin functions are extracted from the manufacturer datasheet with page references.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | PGOOD | open_collector | Power-good monitor. Open-drain output that asserts low if the feedback voltage is not within the specified window thresholds. A 10kΩ to 100kΩ pullup resistor is required. If not used, this pin can be left open or connected to GND. High = power OK, Low = power bad. PGOOD goes low when EN = Low. [datasheet p.5] |
| 2 | EN | input | Precision enable input. High = ON, Low = OFF. Precision enable allows the pin to be used as an adjustable UVLO. Can be connected directly to VIN. The module can be turned off by using an open-drain or collector device to connect this pin to GND. Place an external voltage divider between VIN, this pin, and GND to create an external UVLO. Do not float this pin. [datasheet p.5] |
| 3 | VIN | power_in | Input supply voltage. Connect the input supply to this pin. Connect a high-quality bypass capacitor or capacitors directly to this pin and GND in close proximity to the module. [datasheet p.5] |
| 4 | VOUT | power_out | Output voltage. The pin is connected to the integrated filter inductor. Connect the pin to the output load and connect external output capacitors between this pin and GND. For fixed output variants, connect the FB pin to VOUT. [datasheet p.5] |
| 5 | SW | passive | Power module switch node (pins 5 and 6). Do not place any external component on this pin or connect to any signal. The amount of copper placed on these pins must be kept to a minimum to prevent issues with noise and EMI. [datasheet p.5] |
| 6 | SW | passive | Power module switch node (pins 5 and 6). Do not place any external component on this pin or connect to any signal. The amount of copper placed on these pins must be kept to a minimum to prevent issues with noise and EMI. [datasheet p.5] |
| 7 | BOOT | passive | Bootstrap pin for internal high-side driver circuitry. A 100nF bootstrap capacitor is internally connected from this pin to SW within the module to provide the bootstrap voltage. [datasheet p.5] |
| 8 | VCC | power_out | Internal LDO output. Used as supply to internal control circuits. Do not connect to external loads. Can be used as logic supply for the power-good flag. Connect a high-quality 1µF capacitor from this pin to GND. [datasheet p.5] |
| 9 | FB | input | Feedback input. For the adjustable output, connect the mid-point of the output voltage feedback resistor divider to this pin, the upper resistor (RFBT) to VOUT at the desired point of regulation and the lower resistor (RFBB) to GND; keep the FB trace short. For a fixed output configuration, connect FB pin 9 directly to VOUT pin 4. Do not leave open or connect to GND. [datasheet p.5] |
| 10 | GND | power_in | Power ground terminal. Connect to system ground. Connect to CIN with short, wide traces. [datasheet p.5] |
| 11 | MODE/SYNC | input | The part can operate in user-selectable auto/FPWM operation based on the voltage at the MODE/SYNC pin. The part can also be synchronized to an external clock; the clock triggers on the rising edge of the applied external clock. Do not float this pin. [datasheet p.5] |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | Texas Instruments |
| Package | QFN-11(3.5x4.5) |
| Category | Power Modules |
| Pins | 11 |
| LCSC | C51956999 |
| Mouser | 595-SM33620S5QRDNRQ1 |
| DigiKey | 296-TPSM33620S5QRDNRQ1TR-ND |
| Distributor summary (LCSC listing, not datasheet) | QFN-11(3.5x4.5) DC-DC Power Modules ROHS |
CAD
- Symbol:
tpsm33620s5qrdnrq1(source libraryConnector_Generic:Conn_02x03_Odd_Even) - Footprint:
Regulator_CDT:TPSM336_int-buck - 3D model path in footprint:
${KIPRJMOD}/tpsm33620s5qrdnrq1.step - 3D files:
tpsm33620s5qrdnrq1-etched.step/tpsm33620s5qrdnrq1-etched.glbcarry the MPN etch as a separateAdom.LaserEtchpart;tpsm33620s5qrdnrq1.step/tpsm33620s5qrdnrq1.glbare the bare model. The model is AI-generated (Claude, for Adom): hand-built in CadQuery from TI's RDN0011B package outline (SNVSCS7E p.46), 3.50 x 4.50 x 2.00 mm with all 11 terminals as drawn; it is not TI's CAD and the etched part number is a virtual mark. Source record and builder:provenance/3d-model.json,provenance/tools/; overlay on TI's bottom view:docs/proof/tpsm33620s5qrdnrq1-3d-vs-drawing.png. - EAGLE/Fusion library:
tpsm33620s5qrdnrq1.lbr(adom-lbr)
Provenance
- Datasheet: Texas Instruments TPSM336xx-Q1 datasheet (SNVSCS7E, revised September 2026, sha256
9ecee6f360918744, retrieved 2026-10-27, tier: mfr) - CAD: Footprint and symbol as used on Adom board designs; 3D model Adom-built from TI's RDN0011B drawing (SNVSCS7E p.46).
- License: CC-BY-SA-4.0 (Adom content, including the 3D model).
- Pins: KiCad symbol from the source board + adom-ds2sf datasheet extraction (claude-opus-4-7).