Loads on click. Unloads only if this page sits in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads on click. Unloads only if this page sits in the background.

PCB Footprint

Open full view ↗
Loads on click. Unloads only if this page sits in the background.
Loads on click. Unloads only if this page sits in the background.
Download PDF
Contents

README

markdown

TPS54618RTER

Texas Instruments · DC-DC Converters · WQFN-16-EP(3x3)

TPS54618RTER from Texas Instruments, in a WQFN-16-EP(3x3). Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 VIN power_in Input supply voltage operating range is 2.95 V to 6 V.
2 VIN power_in Input supply voltage operating range is 2.95 V to 6 V.
3 GND power_in Power ground pin that must be electrically connected directly to the exposed power pad under the device.
4 GND power_in Power ground pin that must be electrically connected directly to the exposed power pad under the device.
5 AGND power_in Analog ground pin that should be electrically connected to GND close to the device.
6 VSENSE input Inverting input node of the transconductance error amplifier for feedback network connection.
7 COMP output Error amplifier output connected to output switch current comparator and frequency compensation network.
8 RT/CLK bidirectional Resistor timing input or external clock input pin for setting switching frequency from 300 kHz to 2000 kHz.
9 SS/TR bidirectional Slow-start and tracking pin where external capacitor sets output voltage rise time and can be used for supply sequencing.
10 PH output Output of the high-side power MOSFET source and low-side synchronous rectifier drain forming the switching node.
11 PH output Output of the high-side power MOSFET source and low-side synchronous rectifier drain forming the switching node.
12 PH output Output of the high-side power MOSFET source and low-side synchronous rectifier drain forming the switching node.
13 BOOT input Bootstrap capacitor connection (0.1 μF ceramic X5R or X7R dielectric recommended) for high-side gate drive biasing.
14 PWRGD tri_state Open-drain power good output signal that asserts low for thermal shutdown, overcurrent, or over/undervoltage fault conditions.
15 EN input Enable input pin with internal pull-up current source; pull below 1.2 V to disable or float to enable device operation.
16 VIN power_in Input supply voltage operating range is 2.95 V to 6 V.
17 EP passive Exposed pad (from the footprint; not named in the datasheet pin table).

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package WQFN-16-EP(3x3)
Category Power Management (PMIC)
Pins 17

CAD (KiCad official)

  • Symbol: TPS54618RTER
  • Footprint: Package_DFN_QFN:QFN-16-1EP_3x3mm_P0.5mm_EP1.7x1.7mm
  • 3D model: WQFN-16-EP(3x3) (KiCad packages3D, STEP)
  • 3D model files: tps54618rter-etched.step / tps54618rter-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); tps54618rter.step / tps54618rter.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (44 pp, sha256 008c22400b0f5dae, retrieved 2026-09-24, tier: lcsc)
  • Datasheet language: Chinese. Pin names, descriptions, and specs on this page were extracted and translated to English by ds2sf; the linked PDF is the manufacturer original.
  • Extractor: parts-factory 2.0.0 / extract_pins 0.2, primary claude-haiku-4-5-20251001 (text), consensus claude-sonnet-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF