SA3525SCTR
Public Made by Adomby adom
Hangzhou Silan Microelectronics DC-DC Converters, SOP-16. Pinout extracted from the datasheet, KiCad symbol/footprint/3D.
3D Model
Open in new tab ↗
Loads on click. Unloads only if this page sits in the background.
Symbol & Footprint
Schematic Symbol
Open full view ↗PCB Footprint
Open full view ↗Datasheet
Open in new tab ↗Contents
README
markdownSA3525SCTR
Hangzhou Silan Microelectronics · DC-DC Converters · SOP-16
SA3525SCTR from Hangzhou Silan Microelectronics, in a SOP-16. Pinout and pin descriptions extracted from the manufacturer datasheet by ds2sf; symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | E/A- | input | Error amplifier inverting input. Feedback voltage-divider node for the internal error amplifier (open-loop gain ~80 dB, CMRR ~90 dB). |
| 2 | E/A+ | input | Error amplifier non-inverting input. Typically tied to the 5.1 V VREF through a divider to set the regulation setpoint. Common-mode range 1.5 V to 5.2 V. |
| 3 | /SYNC | bidirectional | Oscillator sync I/O. Active-low sync input (threshold ~2 V, input current ~1.3 mA at 3.5 V) allowing an external clock to synchronize the internal oscillator; also outputs the internal sync pulse. |
| 4 | OSCOUT | output | Oscillator clock output. Provides the internal oscillator waveform (clock amplitude ~4 V, width ~0.6 µs typ) for external timing or blanking use. |
| 5 | CT | passive | Oscillator timing capacitor connection. External CT to GND sets oscillator frequency together with RT (fOSC up to 400 kHz with CT = 470 pF, RT = 2 kΩ). |
| 6 | RT | passive | Oscillator timing resistor connection. External RT to GND sets the CT charge current and hence the oscillator frequency. |
| 7 | Discharge | output | Timing-capacitor discharge pin. Provides the CT discharge path to program the oscillator deadtime; typically connected through a resistor between CT and this pin. |
| 8 | Soft-Start | passive | Soft-start capacitor input. An external capacitor to GND is charged by the internal ~51 µA source (25-80 µA) to slowly ramp the PWM duty cycle at startup. |
| 9 | EAOUT | output | Error amplifier output / PWM comparator compensation node. Loop compensation network (R/C to E/A-) attaches here; voltage on this pin (VTH1=0.9 V to VTH2=3.2 V typ) sets the PWM duty cycle (0 to 49%). |
| 10 | /Shutdown | input | External shutdown input. Pulling this pin above VTH(SD) (~1.3 V typ) forces the outputs low and discharges the soft-start capacitor. Input current ~0.3 mA at 2.5 V. |
| 11 | AOUT | output | Push-pull PWM output A. Alternates with BOUT at half oscillator frequency; sinks/sources up to 400 mA peak (500 mA abs max). VOH ~19 V at 20 mA sourcing when VC = 20 V. |
| 12 | GND | power_in | Signal ground reference for the IC and return for all logic, oscillator, error amp, and output driver currents. |
| 13 | VC | power_in | Output-stage collector bias supply. Separate power rail (up to 40 V abs max) for the AOUT/BOUT push-pull totem drivers, allowing the gate-drive rail to differ from the VCC control-logic supply. |
| 14 | BOUT | output | Push-pull PWM output B. Complements AOUT with 180° phase offset for driving external totem-pole MOSFET or transformer-coupled gate stages; same 400 mA peak drive spec. |
| 15 | VCC | power_in | Main bias supply input. Operating range 8-35 V (40 V abs max), quiescent current ~12 mA typ (20 mA max). UVLO threshold ~8.8 V typ turns the outputs off below the lockout point. |
| 16 | VREF | power_out | 5.1 V ±1% precision reference output. Sourced up to 20 mA for external divider/bias use (50 mA abs max, short-circuit current ~80 mA); typically bypassed with 0.1 µF to GND. |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | Hangzhou Silan Microelectronics |
| Package | SOP-16 |
| Category | PMIC |
| Pins | 16 |
Ordering variants
Same part, different packaging or reel option.
SA3525SCTRSA3525SCTRDC
CAD (KiCad official)
- Symbol:
SA3525SCTR - Footprint:
Package_SO:SOIC-16_3.9x9.9mm_P1.27mm - 3D model: SOP-16 (KiCad packages3D, STEP)
- 3D model files:
sa3525sctr-etched.step/sa3525sctr-etched.glbcarry the MPN laser-etched on the die in a toggleableAdom.LaserEtchgroup (Fusion-ready);sa3525sctr.step/sa3525sctr.glbare the bare package body.
3D model downloads
Two STEP files. Same geometry, different body top:
| File | Size | Use it when |
|---|---|---|
sa3525sctr.step |
217 KB | You want the bare part, or you mark your own boards. |
sa3525sctr-etched.step |
2.8 MB | You want the part with SA3525SCTR already on it. |
The marking in the etched file is real recessed geometry cut into the solid, not a texture or a decal: 687 faces against 267 in the bare model. It survives export, section views, and rendering in any CAD tool, and it drops straight into KiCad or Fusion with no extra setup.
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: Hangzhou Silan Microelectronics datasheet (8 pp, sha256
a7e088aa93d1a759, retrieved 2026-08-17, tier: lcsc) - Datasheet language: Chinese. Pin names, descriptions, and specs on this page were extracted and translated to English by ds2sf; the linked PDF is the manufacturer original.
- Extractor:
ds2sf(Claude). Every pin and dimension is cited to a datasheet page; it refuses to fabricate. - CAD: KiCad official libraries (CC-BY-SA 4.0).