Fusion - the Fusion 360 Bridge
Public Made by Adomby adom
Drive Autodesk Fusion 360 from the cloud via Adom Bridge: component libraries, IPC package generation, board layout, exports (STEP/Gerbers/BOM/CPL), fast APS cloud search, and parametric modeling.
master
| Name | Last updated |
|---|---|
| candidate-01 | 1d ago |
| audit.py | 28d ago |
| charts.py | 28d ago |
| compare.py | 28d ago |
| hop.py | 28d ago |
| inspect_board.py | 28d ago |
| narration.py | 28d ago |
| plan.py | 28d ago |
| plot_board.py | 28d ago |
| prepare.py | 28d ago |
| README.md | 28d ago |
| record.py | 28d ago |
| render.py | 28d ago |
| test_ripup.py | 28d ago |
| transport.py | 28d ago |
| validate.py | 28d ago |
Astra reroutes around thermal bottlenecks
This pass starts from video 11's expanded BQ25792 board and changes routing to improve heat flow through the copper. The original board, candidate, failed search and actual native replay remain separate. No external autorouter was used.
N$1 (R9.2 to JP2.P1, input MOSFET control wiring) moves from the bottom to layer 15, removing the vertical cut through VAC1/VBUS. The VUSB supply branch moves to layer 15 at the same width/length. Five selected PGND connector segments move to layer 2. All transitions reuse existing plated pads/vias: adding more via holes was unnecessary. All 89 vias, components, footprint thermal holes, 12 pours, rule profile and stackup are preserved. SDA relocation searches, including a proposed two-via hop, did not find a valid candidate and were rejected; SDA stays unchanged.
| Thermal net | Connected bottom area before → after (mm²) | Calculated bottom heat flow before → after (mW) |
|---|---|---|
| VAC1 / Q1 | 172.8 → 177.5 | 54.0 → 71.7 (+32.8%) |
| VBUS / Q2 + Q4 | 205.6 → 209.6 | 78.0 → 84.6 (+8.4%) |
| VAC2 / Q3 | 151.8 → 160.8 | 57.2 → 62.5 (+9.2%) |
| VBAT / Q5 | 235.4 → 235.4 | 94.2 → 94.2 |
| PGND / IC1 + U2 | 275.2 → 275.2 | 79.8 → 79.8 |
These are geometry-derived areas and bottom-sheet model estimates, not measured board temperatures. Boundary conditions match the previous pass: source copper 65°C; ambient and radiative surroundings 25°C; copper 35 µm, conductivity 390 W/m/K; convection h=5 W/m²K; mask emissivity 0.8 and provisional mask film 25 µm/0.2 W/m/K. The model omits package/via resistance, FR4 and other-layer conduction, enclosure and simultaneous actual loads. It is not a junction prediction or allowable board power rating. Refining the mesh from 0.10 to 0.075 mm changes these four after-case heat flows by less than 1%; energy balance residuals are below 1e-6 W.
VAC1 gains only about 2.8% connected area but about 33% calculated heat flow: removing the bottleneck matters more than merely growing the outline. All four MOSFET regions together gain about 29.5 mW, or 10.4%, under the fixed boundary conditions. Solder mask remains unchanged.
Electrical tradeoffs remain explicit
N$1 grows from 14.32 to 26.71 mm. VUSB remains 4.83 mm; selected ground sections retain their lengths and 0.4 mm width. The N$1/VUSB sections retain 0.15 mm width; this pass does not establish an operating current rating. Their relocation consumes internal ground fill: layer 15 coverage decreases from 83.95% to 83.14%, while bottom coverage rises from 83.82% to 84.59%. The top layer is unchanged. Filled layer-2 PGND lies under about 89% of the N$1 centerline and 38% of VUSB's; this simple overlap screening does not establish a continuous high-frequency return path or signal-integrity signoff. VUSB is a supply, not the USB data pair. Actual gate transients, supply loads and assembly qualification remain necessary. Switching-node routes are unchanged.
Native replay validation
Fusion reports 583 segments, 89 vias, 12 pours, zero airwires, zero warnings and no new DRC errors. The inherited top-layer Copper Clearance error 5,1,f10227fd41e0ab5d remains. The same diagnostic rule profile as video 11 is used; this pass changes no rules. Native editing merges some collinear/overlapping same-net segments, so raw primitive counts differ from the XML candidate. Per-net copper unions on all four layers match exactly (symmetric-difference area below 1e-8 mm²). The accepted candidate has no off-angle segments above 0.02° tolerance. Copper refill and final Autodesk DRC were run on the actual recorded board.
Native calls: fusion_open_board, fusion_run_modeling_script, Electron.run RIPUP, LAYER, LINE ... +0, RATSNEST, DISPLAY, WINDOW, and SHOW. Routing-state and DRC helpers execute inside the modeling-script verb. AB's desktop_record_window_start/stop records the real Fusion window. The narrated edit uses 3x action, removed waits, explicit inspection holds and postproduction thermal plots.
Durable BRD/FBRD checkpoints were verified before the task's scratch document was closed. Fusion's isModified state and a successful source export are separate facts; the bridge now reminds callers about that lifecycle.
Reproduce
Read eda-engineering, eda-electrical-routing, and eda-thermal-bottlenecks from the shared EDA Skillpack, plus the selected CAD bridge's skills. Discover your own desktop target and preserve user documents and pinned bridge builds. Use the previous expansion report and video 11 board as the baseline. Source scripts live on adom/fusion-bridge's routing feature branch under demo/routing/bq25792/thermal-reroute/.
plan.py makes the candidate; hop.py preserves the rejected SDA experiment; validate.py imports, refills, runs DRC and checkpoints each candidate; compare.py/audit.py calculate thermal and geometric comparisons; record.py draws the accepted reroute natively; narration.py, charts.py, and render.py build the edit. These are BQ25792 example scripts, not a general-purpose autorouter. Configure the adjacent thermal/crr.example.py transport for your own host rather than copying private session details.
Primary thermal guidance: TI motor-driver board layout. Device role: TI BQ25792 datasheet.
Published source setup
This is the historical video-12 experiment, not a fresh production-qualified autorouter. The accepted plan and refilled board are in candidate-01/; the original expanded baseline is adjacent in thermal-expansion/recording/. Install Python dependencies shapely numpy scipy matplotlib pillow. The existing BQ geometry module also requires the adjacent stripped board.
Before native scripts, discover an idle desktop, verify its released bridge and documents, and set FUSION_DEMO_TARGET, ADOM_API, and FUSION_DEMO_OUTPUT (an absolute Windows checkpoint folder). transport.py requires these explicitly. No private relay or user output folder is shipped. Scripts use fixed historical scratch-document names; ensure none belongs to existing user work.
Read plan.py and candidate-01/plan.json before choosing fresh calculation versus replay. prepare.py, validate.py, and record.py mutate separate native documents; do not run all files indiscriminately. test_ripup.py is a historical live probe, not an automated unit test. hop.py explores an alternate candidate that was rejected; it is not the accepted replay. compare.py regenerates thermal arrays used by charts; audit.py checks retained geometry and model sensitivity. Recording and render scripts require their generated recording/audio inputs. Native snapshots execute the routing helper through the documented modeling-script extension.
Diagnostic rule-profile limitations in this report remain in force. These scripts being published does not make a replay pass the unmodified manufacturer's rules.