component
A3930KJPTR-T
Public Made by Adomby adom
Allegro MicroSystems LLC Brushless DC (BLDC) Motor Driver, LQFP-48-EP(7x7). Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.
main
Ray
a3930kjptr-t: component.models_3d pose record per STEP (Z-up, seated z=0, pad-centre origin, identity binding)
218f303
29d ago
123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424
{
"slug": "a3930kjptr-t",
"version": "0.1.0",
"type": "component",
"description": "Allegro MicroSystems LLC Brushless DC (BLDC) Motor Driver, LQFP-48-EP(7x7). Datasheet-verified pinout, KiCad symbol/footprint/3D.",
"tags": [
"component",
"motor driver ics",
"a3930kjptr-t",
"factory-2.0.0",
"extractor-text"
],
"dependencies": {},
"hero": {
"type": "image",
"path": "docs/hero.png"
},
"files": [
"page.json",
"README.md",
"a3930kjptr-t.kicad_sym",
"a3930kjptr-t.kicad_mod",
"a3930kjptr-t.glb",
"a3930kjptr-t.step",
"a3930kjptr-t.lbr",
"docs/hero.png",
"docs/a3930kjptr-t-datasheet.pdf",
"viewers/symbol.html",
"viewers/footprint.html"
],
"component": {
"mpn": "A3930KJPTR-T",
"manufacturer": "Allegro MicroSystems LLC",
"package": "LQFP-48-EP(7x7)",
"pin_count": 49,
"category": "Motor Driver ICs",
"subcategory": "Brushless DC (BLDC) Motor Driver",
"datasheet": "https://jlcpcb.com/api/file/downloadByFileSystemAccessId/8588885141339459584",
"parts": {
"symbol": "a3930kjptr-t.kicad_sym",
"footprint": "a3930kjptr-t.kicad_mod",
"model_3d": "a3930kjptr-t-etched.glb",
"model_3d_plain": "a3930kjptr-t.glb",
"model_3d_step": "a3930kjptr-t-etched.step",
"model_3d_step_plain": "a3930kjptr-t.step",
"lbr": "a3930kjptr-t.lbr"
},
"distributor_links": {
"lcsc": "C459252"
},
"pins": [
{
"number": "1",
"name": "N.C.",
"type": "unconnected",
"description": "No connection."
},
{
"number": "2",
"name": "RESET",
"type": "input",
"description": "Sleep mode control input; when low disables all circuits and draws ≤10 µA; input high threshold 2.2 V with 50 kΩ internal pull-down."
},
{
"number": "3",
"name": "V5BD",
"type": "output",
"description": "5V base drive output for external regulator transistor QV5; provides up to 2 mA drive current."
},
{
"number": "4",
"name": "V5",
"type": "power_out",
"description": "5V reference output (4.75 to 5.25 V); powers Hall pull-ups and logic; requires ≥200 nF decoupling to AGND."
},
{
"number": "5",
"name": "FF2",
"type": "output",
"description": "Open drain fault flag output (active low); asserts for short-to-ground, short-to-supply, shorted winding, and low load faults."
},
{
"number": "6",
"name": "FF1",
"type": "output",
"description": "Open drain fault flag output (active low); asserts for undervoltage, overtemperature, logic faults, and low load faults."
},
{
"number": "7",
"name": "TACHO",
"type": "output",
"description": "Tachometer output toggling at each motor commutation; VOH = V5 - 1 V typical, VOL ≤0.4 V."
},
{
"number": "8",
"name": "BRAKE",
"type": "input",
"description": "Active low brake input; shorts motor windings through low-side FETs when low; overridden by RESET or COAST."
},
{
"number": "9",
"name": "DIR",
"type": "input",
"description": "Direction control input (VIL ≤0.8 V, VIH ≥2 V); high for forward, low for reverse per Hall commutation sequence."
},
{
"number": "10",
"name": "H1",
"type": "input",
"description": "Hall sensor input with 100 kΩ pull-up to V5 and 500 mV hysteresis; 120° electrical spacing with internal filtering."
},
{
"number": "11",
"name": "H2",
"type": "input",
"description": "Hall sensor input with 100 kΩ pull-up to V5 and 500 mV hysteresis; 120° electrical spacing with internal filtering."
},
{
"number": "12",
"name": "H3",
"type": "input",
"description": "Hall sensor input with 100 kΩ pull-up to V5 and 500 mV hysteresis; 120° electrical spacing with internal filtering."
},
{
"number": "13",
"name": "N.C.",
"type": "unconnected",
"description": "No connection."
},
{
"number": "14",
"name": "PWM",
"type": "input",
"description": "External PWM control input; high enables drivers per Hall inputs, low disables for current recirculation."
},
{
"number": "15",
"name": "MODE",
"type": "input",
"description": "Decay mode input; high for slow decay (high-side off only), low for fast decay (both high and low-side off)."
},
{
"number": "16",
"name": "RC",
"type": "input",
"description": "Oscillator timing input; fOSC ≈1/(RT×CT + tBLANK + tDEAD) with RT=5 to 400 kΩ; pull to AGND to disable PWM."
},
{
"number": "17",
"name": "TEST",
"type": "input",
"description": "Production test pin for Allegro use only; must be connected to AGND during normal operation."
},
{
"number": "18",
"name": "RDEAD",
"type": "input",
"description": "Dead time resistor connection; RDEAD (10 to 100 kΩ optimal) sets cross-conduction protection delay tDEAD."
},
{
"number": "19",
"name": "CSOUT",
"type": "output",
"description": "Current sense amplifier output; VCSOUT ≈VOOS + 19×(CSP - CSN), output range 0.1 to V5 - 0.2 V, output impedance ~80 Ω."
},
{
"number": "20",
"name": "REF",
"type": "input",
"description": "Current limit reference input; clamped internally to 4 V; typical pull-up RREF = 20 to 200 kΩ to V5."
},
{
"number": "21",
"name": "CSN",
"type": "input",
"description": "Differential amplifier inverting input; connect to negative terminal of current sense resistor; input impedance ~4 kΩ."
},
{
"number": "22",
"name": "CSP",
"type": "input",
"description": "Differential amplifier non-inverting input; connect to positive terminal of current sense resistor; input impedance ~80 kΩ."
},
{
"number": "23",
"name": "VDSTH",
"type": "input",
"description": "Fault threshold voltage input (0.3 to 4 V range); sets drain-source voltage threshold for short-circuit detection."
},
{
"number": "24",
"name": "VDRAIN",
"type": "input",
"description": "High-impedance drain voltage sense input (7 to 45 V operating range); Kelvin connection to high-side FET drains."
},
{
"number": "25",
"name": "SC",
"type": "passive",
"description": "Phase C motor connection and bootstrap supply node; driven by external FETs; charges bootstrap capacitor CC when low."
},
{
"number": "26",
"name": "GHC",
"type": "output",
"description": "High-side gate driver output for phase C; driven from bootstrap capacitor CC; output on-resistance ~4 Ω typical."
},
{
"number": "27",
"name": "CC",
"type": "passive",
"description": "Bootstrap capacitor connection for phase C; charged to VREG (~13 V) when SC is low; supplies high-side gate drive."
},
{
"number": "28",
"name": "SB",
"type": "passive",
"description": "Phase B motor connection and bootstrap supply node; driven by external FETs; charges bootstrap capacitor CB when low."
},
{
"number": "29",
"name": "GHB",
"type": "output",
"description": "High-side gate driver output for phase B; driven from bootstrap capacitor CB; output on-resistance ~4 Ω typical."
},
{
"number": "30",
"name": "CB",
"type": "passive",
"description": "Bootstrap capacitor connection for phase B; charged to VREG (~13 V) when SB is low; supplies high-side gate drive."
},
{
"number": "31",
"name": "SA",
"type": "passive",
"description": "Phase A motor connection and bootstrap supply node; driven by external FETs; charges bootstrap capacitor CA when low."
},
{
"number": "32",
"name": "GHA",
"type": "output",
"description": "High-side gate driver output for phase A; driven from bootstrap capacitor CA; output on-resistance ~4 Ω typical."
},
{
"number": "33",
"name": "CA",
"type": "passive",
"description": "Bootstrap capacitor connection for phase A; charged to VREG (~13 V) when SA is low; supplies high-side gate drive."
},
{
"number": "34",
"name": "GLC",
"type": "output",
"description": "Low-side gate driver output for phase C; logic level output VOH = VREG - 0.2 V typical, VOL ≤0.4 V; pull-down impedance ~1.5 Ω."
},
{
"number": "35",
"name": "GLB",
"type": "output",
"description": "Low-side gate driver output for phase B; logic level output VOH = VREG - 0.2 V typical, VOL ≤0.4 V; pull-down impedance ~1.5 Ω."
},
{
"number": "36",
"name": "GLA",
"type": "output",
"description": "Low-side gate driver output for phase A; logic level output VOH = VREG - 0.2 V typical, VOL ≤0.4 V; pull-down impedance ~1.5 Ω."
},
{
"number": "37",
"name": "N.C.",
"type": "unconnected",
"description": "No connection."
},
{
"number": "38",
"name": "LSS",
"type": "passive",
"description": "Low-side source return connection; common source point for all low-side external FETs; gate discharge return path."
},
{
"number": "39",
"name": "ESF",
"type": "input",
"description": "Enable Stop on Fault (active high) logic input; when high, short-circuit faults disable all outputs and latch; when low, faults only flag via FF pins."
},
{
"number": "40",
"name": "VREG",
"type": "power_out",
"description": "Gate driver supply output from internal charge pump (~13 V nominal); supplies all gate drivers and bootstrap charging; requires ≥20 µF storage capacitor."
},
{
"number": "41",
"name": "AGND",
"type": "power_in",
"description": "Analog ground reference for all logic, control, and power circuits; exposed thermal pad also connected; critical for timing and current sense accuracy."
},
{
"number": "42",
"name": "CP1",
"type": "passive",
"description": "Charge pump capacitor positive terminal; connect 470 nF ceramic capacitor between CP1 and CP2 to generate VREG."
},
{
"number": "43",
"name": "CP2",
"type": "passive",
"description": "Charge pump capacitor negative terminal; connect 470 nF ceramic capacitor between CP1 and CP2 to generate VREG."
},
{
"number": "44",
"name": "DIRO",
"type": "output",
"description": "Direction output indicating measured motor rotation direction; high for forward, low for reverse per commutation table; VOH = V5 - 1 V typical."
},
{
"number": "45",
"name": "VBB",
"type": "power_in",
"description": "Main power supply input; operating range 5.5 to 50 V (guaranteed function 7 to 45 V); quiescent current 11 to 14 mA; requires 100 nF + 10 µF parallel decoupling."
},
{
"number": "46",
"name": "COAST",
"type": "input",
"description": "Active low coast input; when low, disables all gate drive outputs (coasts motor) without disabling supplies or logic; functions as emergency stop."
},
{
"number": "47",
"name": "N.C.",
"type": "unconnected",
"description": "No connection."
},
{
"number": "48",
"name": "N.C.",
"type": "unconnected",
"description": "No connection."
},
{
"number": "49",
"name": "EP",
"type": "passive",
"description": "Exposed pad (from the footprint; not named in the datasheet pin table)."
}
],
"provenance": {
"extractor": "extract_pins 0.2",
"factory_chain": {
"factory": "2.0.0",
"extractor": "extract_pins 0.2",
"primary_model": "claude-haiku-4-5-20251001",
"primary_mode": "text",
"consensus_model": "claude-sonnet-4-6",
"consensus": "agreed",
"guards": "pin_guards 0.1: passed",
"guard_notes": [
"exposed pad 49 added from the footprint",
"dropped thermal pad ['EP'] absent from footprint"
],
"pages_sent": 21,
"cost_usd": 0.5919,
"at": "2026-09-21T16:40:13"
},
"datasheet": {
"url": "https://jlcpcb.com/api/file/downloadByFileSystemAccessId/8588885141339459584",
"pages": 21,
"sha256": "468cfb1c44c4baf5",
"source_tier": "lcsc"
},
"cad": "KiCad official (CC-BY-SA 4.0)",
"pins": {
"total": 49,
"described": 49,
"cites_pages": true,
"refuses_to_fabricate": true
}
},
"viewers": {
"symbol": "viewers/symbol.html",
"footprint": "viewers/footprint.html"
},
"models_3d": [
{
"file": "a3930kjptr-t.step",
"role": "plain",
"up": "Z",
"units": "mm",
"origin": "footprint origin = pad-pattern centre",
"seat": "z = 0",
"extents_mm": [
9.32,
9.32,
1.6
],
"zmin_mm": -0.0,
"centre_offset_mm": 0.0,
"footprint_binding": "identity",
"sha256": "f960910b71d80cee36ddda3bc3d76fc6db6e160cef6b65cca7a6d6ec3727584e",
"checked": "2026-10-07",
"checked_by": "factory/step_pose.py (Z-up, origin, seat, binding)"
},
{
"file": "a3930kjptr-t-etched.step",
"role": "eda",
"up": "Z",
"units": "mm",
"origin": "footprint origin = pad-pattern centre",
"seat": "z = 0",
"extents_mm": [
9.32,
9.32,
1.6
],
"zmin_mm": -0.0,
"centre_offset_mm": 0.0,
"footprint_binding": "identity",
"sha256": "89038f73af851ba4d8dd1a6661bdb376d0c77d41e0d81e8b9a0bb330ac00fd00",
"checked": "2026-10-07",
"checked_by": "factory/step_pose.py (Z-up, origin, seat, binding)"
}
]
}
}