Loads on click. Unloads only if this page sits in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads on click. Unloads only if this page sits in the background.

PCB Footprint

Open full view ↗
Loads on click. Unloads only if this page sits in the background.
Loads on click. Unloads only if this page sits in the background.
Download PDF
Contents

README

markdown

RN7302

RENERGY · Energy Metering · LQFP-32(7x7)

RN7302 from RENERGY, in a LQFP-32(7x7). Pinout and pin descriptions extracted from the manufacturer datasheet by ds2sf; symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 IAP input Phase A current sampling channel positive analog input; fully differential input with maximum peak-to-peak difference 800mVp.
2 IAN input Phase A current sampling channel negative analog input; fully differential input with maximum peak-to-peak difference 800mVp.
3 AGND power_in Analog ground.
4 IBP input Phase B current sampling channel positive analog input; fully differential input with maximum peak-to-peak difference 800mVp.
5 IBN input Phase B current sampling channel negative analog input; fully differential input with maximum peak-to-peak difference 800mVp.
6 AVCC power_in Analog +3.3V power supply, operating range 3.0V-3.6V; decouple with 10µF capacitor in parallel with 0.1µF capacitor to analog ground.
7 ICP input Phase C current sampling channel positive analog input; fully differential input with maximum peak-to-peak difference 800mVp.
8 ICN input Phase C current sampling channel negative analog input; fully differential input with maximum peak-to-peak difference 800mVp.
9 VAP input Phase A voltage sampling channel positive analog input; fully differential input with maximum peak-to-peak difference 800mVp.
10 VAN input Phase A voltage sampling channel negative analog input; fully differential input with maximum peak-to-peak difference 800mVp.
11 VBP input Phase B voltage sampling channel positive analog input; fully differential input with maximum peak-to-peak difference 800mVp.
12 VBN input Phase B voltage sampling channel negative analog input; fully differential input with maximum peak-to-peak difference 800mVp.
13 VCP input Phase C voltage sampling channel positive analog input; fully differential input with maximum peak-to-peak difference 800mVp.
14 VCN input Phase C voltage sampling channel negative analog input; fully differential input with maximum peak-to-peak difference 800mVp.
15 INP input Neutral line current sampling channel positive analog input; fully differential input with maximum peak-to-peak difference 800mVp.
16 INN input Neutral line current sampling channel negative analog input; fully differential input with maximum peak-to-peak difference 800mVp.
17 CF3 output Energy calibration pulse output; configurable via CFCFG register for fundamental/full-wave or active/reactive/apparent energy pulse output.
18 CF2 output Energy calibration pulse output; configurable via CFCFG register for fundamental/full-wave or active/reactive/apparent energy pulse output.
19 CF1 output Energy calibration pulse output; configurable via CFCFG register for fundamental/full-wave or active/reactive/apparent energy pulse output.
20 RSTN input Reset pin, active low; internal floating, requires external power or 1kΩ pull-up resistor.
21 DVCC power_in Digital +3.3V power supply, operating range 3.0V-3.6V; decouple with 10µF capacitor in parallel with 0.1µF capacitor to digital ground.
22 INTN output Interrupt output pin, active low; default high level, toggles when enabled interrupt events occur and returns to high when interrupt flags are cleared via SPI.
23 SDO output SPI serial data output; RN7302 outputs data on SCLK rising edge, high impedance when SCS_N is high.
24 SCLK input SPI serial clock input; synchronous clock for serial interface generated by MCU, MCU writes data at SCLK high level.
25 SCS_N input SPI chip select signal, active low.
26 SDI input SPI serial data input; data is valid at SCLK falling edge.
27 XO output Crystal oscillator output pin.
28 XI input Crystal oscillator input pin or external system clock input; typical frequency 8.192MHz with 10M resistor across to XO and 15pF load capacitance.
29 VO power_out Internal voltage regulator output; decouple with 10µF capacitor in parallel with 0.1µF capacitor to digital ground; do not connect external load.
30 DGND power_in Digital ground.
31 DVCC power_in Digital +3.3V power supply, operating range 3.0V-3.6V; decouple with 10µF capacitor in parallel with 0.1µF capacitor to digital ground.
32 REFV bidirectional Internal reference voltage output or external reference voltage input pin; decouple with 10µF capacitor in parallel with 0.1µF capacitor to analog ground.

Key specifications

Parameter Value
Manufacturer RENERGY
Package LQFP-32(7x7)
Category Data Acquisition
Pins 32

CAD (KiCad official)

  • Symbol: RN7302
  • Footprint: Package_QFP:LQFP-32_7x7mm_P0.8mm
  • 3D model: LQFP-32(7x7) (KiCad packages3D, STEP)
  • 3D model files: rn7302-etched.step / rn7302-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); rn7302.step / rn7302.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: RENERGY datasheet (70 pp, sha256 8e97676a4c6dcfee, retrieved 2026-09-17, tier: lcsc)
  • Datasheet language: Chinese. Pin names, descriptions, and specs on this page were extracted and translated to English by ds2sf; the linked PDF is the manufacturer original.
  • Extractor: parts-factory 2.0.0 / extract_pins 0.2, primary claude-haiku-4-5-20251001 (text), consensus claude-sonnet-4-6 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF