Loads on click. Unloads when scrolled away or the tab is hidden.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads on click. Unloads when scrolled away or the tab is hidden.

PCB Footprint

Open full view ↗
Loads on click. Unloads when scrolled away or the tab is hidden.
Loads on click. Unloads when scrolled away or the tab is hidden.
Download PDF
Contents

README

markdown

GS7253-ASO-R

GSTEK Green Solution Technology · DC-DC Controllers · SOIC-8-EP

GS7253-ASO-R from GSTEK Green Solution Technology, in a SOIC-8-EP. Pinout and pin descriptions extracted from the manufacturer datasheet by ds2sf; symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 BOOT output Bootstrap supply for the high-side gate driver. An external capacitor from PHASE to BOOT, together with the internal diode and VCC, generates the bootstrap voltage for the UGATE driver. Absolute max V_BOOT-GND = 36 V; V_BOOT-PHASE = 18 V.
2 UGATE output High-side gate driver output for the external N-channel MOSFET. Pull-up ~3.5 Ω, pull-down ~1.9 Ω at BOOT-PHASE=12V. Voltage range: -0.3V to V_BOOT+0.3V.
3 OCSET input Over-current setting pin. Connecting a resistor (R_OCSET) between OCSET and GND sets the over-current trip point. Sources ~20 uA (18-22 uA); OCP threshold VPHASE1 = -250 mV at V_OCSET=1.0V. Absolute max -0.3 to 6 V.
4 LGATE output Low-side gate driver output for the external N-channel MOSFET. Pull-up ~3.8 Ω, pull-down ~1.8 Ω at V_CC=12V. Voltage range: -0.3V to V_CC+0.3V.
5 VCC power_in Power supply input for control circuitry. Connect a well-decoupled 5V/12V supply; place a decoupling capacitor near the IC. Recommended 4.5-13.2 V; POR threshold ~4.2 V; absolute max 18 V.
6 FB input Feedback input to the converter. Connect a resistor divider from V_OUT to set the output voltage; internal reference V_FB = 0.6 V (±1%). UVP trip at 0.3 V (0.5×V_REF), OVP at 0.75 V (1.25×V_REF).
7 COMP/EN output Error amplifier output and enable input. Used with FB for loop compensation of the voltage-mode converter. Pulling this pin below ~0.3 V (enable threshold 0.3-0.35 V) disables the controller.
8 PHASE input Switch node. Connect to the source of the upper MOSFET and drain of the lower MOSFET. Serves as sink for the UGATE driver and monitors V_DS across the lower MOSFET for over-current protection. Rated -0.3 to 18 V (>200 ns) / -2 to 28 V (<200 ns).
9 GND power_in Signal and power ground (exposed thermal pad). Connect to system ground. Also provides thermal dissipation path; θ_JA = 75 °C/W.

Key specifications

Parameter Value
Manufacturer GSTEK Green Solution Technology
Package SOIC-8-EP
Category Power Supply Chip
Pins 9

Ordering variants

Same part, different packaging or reel option.

  • GS7253-ASO-R

CAD (KiCad official)

  • Symbol: GS7253-ASO-R
  • Footprint: Package_SO:SOIC-8-1EP_3.9x4.9mm_P1.27mm_EP2.29x3mm
  • 3D model: SOIC-8-EP (KiCad packages3D, STEP)

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: GSTEK Green Solution Technology datasheet (16 pp, sha256 2d86855cc8b33a11, retrieved 2026-08-17, tier: lcsc)
  • Extractor: ds2sf (Claude). Every pin and dimension is cited to a datasheet page; it refuses to fabricate.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF