Symbol & Footprint

Schematic Symbol

Open full view ↗

PCB Footprint

Open full view ↗
Contents

README

markdown

GM1200ACPZ

GONGMOSEMI · Voltage Regulators - Linear, Low Drop Out (LDO) Regulators · DFN-10(3x3)

GM1200ACPZ from GONGMOSEMI, in a DFN-10(3x3). Pinout and pin descriptions extracted from the manufacturer datasheet by ds2sf; symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 IN power_in Regulator supply input. Pins 1 and 2 are tied together internally to IN. Requires a typical 4.7µF bypass capacitor; large load transients need more input capacitance to prevent supply droop. Input range 2.6V to 20V.
2 IN power_in Regulator supply input, paralleled with pin 1. Requires 4.7µF typical bypass capacitor.
3 EN/UV input Enable / undervoltage-lockout input. Pulling EN/UV low (<1µA quiescent) places the device in shutdown. A resistor divider between IN, EN/UV, and GND sets a programmable UVLO threshold; rising threshold typically 1.07V with 100mV hysteresis. Tie to IN if not used; do not leave floating.
4 PG output Power-good open-drain output. Asserts high (Hi-Z) when PGFB > 302mV, indicating output regulation is within spec. Leave floating if power-good indication is not needed.
5 ILIM passive Programmable current-limit input. A resistor from ILIM to GND (Kelvin-connected to the GM1200 GND pin) sets the current limit; programming scale factor is typically 128mA·kΩ. May also serve as a 0V-to-300mV current-monitor output. Tie to GND if programmable limit is not needed.
6 PGFB input Power-good feedback input. PG asserts when PGFB rises above 302mV, with 60mV falling hysteresis. External divider between OUT, PGFB, and GND programs the power-good threshold: VPG_thr = 0.305V·(1 + RPG2/RPG1). PGFB also enables the fast-start-up circuit. Tie to IN if power-good and fast-start are not needed.
7 SET input Output-voltage setpoint. Inverting input of the error amplifier. Sources a precise 100µA reference current through an external RSET between SET and GND: VOUT = ISET·RSET (adjustable 1.5V to 15V). Adding a capacitor from SET to GND reduces output noise, PSRR ripple, and improves transient response at the cost of longer startup. Use Kelvin connection of the RSET ground to the load return for best load regulation.
8 GND power_in Device ground. The DFN exposed pad (pin 11) must be soldered to the PCB GND plane and connected directly to this pin for proper electrical and thermal performance.
9 OUTS input Output sense; non-inverting input of the error amplifier. For best transient response and load regulation, Kelvin-connect OUTS directly to the output capacitor and the load. Route the input/output capacitor GND returns near this pin.
10 OUT power_out Regulated output; supplies load current up to 200mA. Requires a minimum 4.7µF ceramic output capacitor with ESR < 50mΩ and ESL < 2nH for stability. Larger load transients require more output capacitance to limit peak deviation.
11 GND (EPAD) power_in Exposed thermal pad on the DFN package bottom. Must be soldered directly to a PCB ground plane for proper electrical and thermal performance and connected to pin 8.

Key specifications

Parameter Value
Manufacturer GONGMOSEMI
Package DFN-10(3x3)
Category PMIC
Pins 11

Ordering variants

Same part, different packaging or reel option.

  • GM1200ACPZ
  • GM1200ACPZWCPZ

CAD (KiCad official)

  • Symbol: GM1200ACPZ
  • Footprint: Package_DFN_QFN:DFN-10-1EP_3x3mm_P0.5mm_EP1.55x2.48mm
  • 3D model: DFN-10(3x3) (KiCad packages3D, STEP)

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: GONGMOSEMI datasheet (16 pp, sha256 f11e08b838cc3a46, retrieved 2026-08-17, tier: lcsc)
  • Datasheet language: Chinese. Pin names, descriptions, and specs on this page were extracted and translated to English by ds2sf; the linked PDF is the manufacturer original.
  • Extractor: ds2sf (Claude). Every pin and dimension is cited to a datasheet page; it refuses to fabricate.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF