Loads on click. Unloads only if this page sits in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads on click. Unloads only if this page sits in the background.

PCB Footprint

Open full view ↗
Loads on click. Unloads only if this page sits in the background.
Loads on click. Unloads only if this page sits in the background.
Download PDF
Contents

README

markdown

TPS54318RTET

Texas Instruments · DC-DC Converters · WQFN-16-EP(3x3)

TPS54318RTET from Texas Instruments, in a WQFN-16-EP(3x3). Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 VIN power_in Input supply voltage range is 2.95 V to 6 V.
2 VIN power_in Input supply voltage range is 2.95 V to 6 V.
3 GND power_in Power ground; should be electrically connected directly to the power pad under the device.
4 GND power_in Power ground; should be electrically connected directly to the power pad under the device.
5 AGND power_in Analog ground; should be electrically connected to GND close to the device.
6 VSENSE input Inverting node of the transconductance error amplifier.
7 COMP output Error amplifier output and input to the output switch current comparator; connect frequency compensation components to this pin.
8 RT/CLK bidirectional Resistor timing or external clock input pin.
9 SS bidirectional Slow-start pin; an external capacitor connected to this pin sets the output voltage rise time.
10 PH output Source of the internal high-side power MOSFET and drain of the internal low-side synchronous rectifier MOSFET.
11 PH output Source of the internal high-side power MOSFET and drain of the internal low-side synchronous rectifier MOSFET.
12 PH output Source of the internal high-side power MOSFET and drain of the internal low-side synchronous rectifier MOSFET.
13 BOOT input Bootstrap capacitor input; if voltage is below the minimum required by BOOT UVLO, the output is forced to switch off until the capacitor is refreshed.
14 PWRGD output Open drain power good output; asserts low if output voltage is low due to thermal shutdown, overcurrent, over/under-voltage or EN shutdown.
15 EN input Enable input with internal pull-up current source; pull below 1.2 V to disable or float to enable.
16 VIN power_in Input supply voltage range is 2.95 V to 6 V.
17 EP passive Exposed pad (from the footprint; not named in the datasheet pin table).

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package WQFN-16-EP(3x3)
Category Power Management (PMIC)
Pins 17

CAD (KiCad official)

  • Symbol: TPS54318RTET
  • Footprint: Package_DFN_QFN:QFN-16-1EP_3x3mm_P0.5mm_EP1.7x1.7mm
  • 3D model: WQFN-16-EP(3x3) (KiCad packages3D, STEP)
  • 3D model files: tps54318rtet-etched.step / tps54318rtet-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); tps54318rtet.step / tps54318rtet.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (41 pp, sha256 1f9f20765ddc24aa, retrieved 2026-10-06, tier: lcsc)
  • Datasheet language: Chinese. Pin names, descriptions, and specs on this page were extracted and translated to English by ds2sf; the linked PDF is the manufacturer original.
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-4-5-20251001 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF