Loads when you scroll to it. Unloads after 5 minutes in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.

PCB Footprint

Open full view ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.
Loads when you scroll to it. Unloads after 5 minutes in the background.
Download PDF
Contents

README

markdown

TPS76630D

Texas Instruments · Voltage Regulators - Linear, Low Drop Out (LDO) Regulators · SOIC-8

TPS76630D from Texas Instruments, in a SOIC-8. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 NC/FB input Adjustable version: feedback input to the control-loop error amplifier, which sets the output voltage through external resistors and must not be left floating; fixed version: not internally connected, so leave open or tie to ground for improved thermal performance.
2 PG output Open-drain, active-high power-good output that requires an external pullup resistor, and should be grounded or left floating if power-good is not used.
3 GND power_in Ground pin; all device voltage limits are specified with respect to GND.
4 EN input Enable input: driving low enables the device and driving high disables it, with the low and high thresholds listed in the Electrical Characteristics table.
5 IN power_in Input supply pin; use the input capacitor value from Recommended Operating Conditions and place it as close to IN and GND as possible, with the legacy-chip absolute maximum VIN of 13.5 V.
6 IN power_in Input supply pin; use the input capacitor value from Recommended Operating Conditions and place it as close to IN and GND as possible, with the legacy-chip absolute maximum VIN of 13.5 V.
7 OUT power_out Regulated output pin; use the output capacitor value from Recommended Operating Conditions and place it as close to OUT and GND as possible.
8 OUT power_out Regulated output pin; use the output capacitor value from Recommended Operating Conditions and place it as close to OUT and GND as possible.

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package SOIC-8
Category Power Management (PMIC)
Pins 8

CAD (KiCad official)

  • Symbol: TPS76630D
  • Footprint: Package_SO:SOIC-8_3.9x4.9mm_P1.27mm
  • 3D model: SOIC-8 (KiCad packages3D, STEP)
  • 3D model files: tps76630d-etched.step / tps76630d-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); tps76630d.step / tps76630d.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (45 pp, sha256 43cfa370a86e4a2d, retrieved 2026-10-08, tier: lcsc)
  • Datasheet language: Chinese. Pin names, descriptions, and specs on this page were extracted and translated to English by ds2sf; the linked PDF is the manufacturer original.
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF