component
TPS7A8701RTJR
Public Made by Adomby adom
Texas Instruments Voltage Regulators - Linear, Low Drop Out (LDO) Regulators, QFN-20-EP(4x4). Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.
3D Model
Open in new tab ↗
Loads on click. Unloads only if this page sits in the background.
Symbol & Footprint
Schematic Symbol
Open full view ↗Loads on click. Unloads only if this page sits in the background.
PCB Footprint
Open full view ↗Loads on click. Unloads only if this page sits in the background.
Datasheet
Open in new tab ↗Loads on click. Unloads only if this page sits in the background.
README
markdownTPS7A8701RTJR
Texas Instruments · Voltage Regulators - Linear, Low Drop Out (LDO) Regulators · QFN-20-EP(4x4)
TPS7A8701RTJR from Texas Instruments, in a QFN-20-EP(4x4). Pinout and pin descriptions extracted from the manufacturer datasheet by ds2sf; symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | IN1 | power_in | Input supply pin for LDO 1 requiring 10 µF or greater input capacitor located as close as practical. |
| 2 | IN1 | power_in | Input supply pin for LDO 1 requiring 10 µF or greater input capacitor located as close as practical. |
| 3 | GND | power_in | Ground pin connected to thermal pad and each other with low-impedance connection. |
| 4 | IN2 | power_in | Input supply pin for LDO 2 requiring 10 µF or greater input capacitor located as close as practical. |
| 5 | IN2 | power_in | Input supply pin for LDO 2 requiring 10 µF or greater input capacitor located as close as practical. |
| 6 | EN2 | input | Enable pin for LDO 2; enables when VEN ≥ 1.1V, disables when VEN ≤ 0.4V; connect to IN2 if enable function not used. |
| 7 | NR/SS2 | passive | Noise-reduction and soft-start pin for LDO 2; capacitor value 10 nF to 10 µF recommended to reduce reference noise and enable soft-start function. |
| 8 | SS_CTRL2 | input | Soft-start control pin for LDO 2; connect to GND for typical soft-start or to VIN for fast charging of NR/SS capacitor. |
| 9 | PG2 | tri_state | Open-drain power-good indicator for LDO 2; requires 10 kΩ to 100 kΩ external pullup resistor; asserts when output ≥ 88.9% of target voltage. |
| 10 | FB2 | input | Feedback pin for LDO 2 error amplifier; 10 nF feed-forward capacitor from FB2 to OUT2 recommended to maximize AC performance. |
| 11 | OUT2 | output | Regulated output for LDO 2 with range 0.8V to 5.2V; requires 10 µF or greater ceramic capacitor placed close to output. |
| 12 | OUT2 | output | Regulated output for LDO 2 with range 0.8V to 5.2V; requires 10 µF or greater ceramic capacitor placed close to output. |
| 13 | GND | power_in | Ground pin connected to thermal pad and each other with low-impedance connection. |
| 14 | OUT1 | output | Regulated output for LDO 1 with range 0.8V to 5.2V; requires 10 µF or greater ceramic capacitor placed close to output. |
| 15 | OUT1 | output | Regulated output for LDO 1 with range 0.8V to 5.2V; requires 10 µF or greater ceramic capacitor placed close to output. |
| 16 | FB1 | input | Feedback pin for LDO 1 error amplifier; 10 nF feed-forward capacitor from FB1 to OUT1 recommended to maximize AC performance. |
| 17 | PG1 | tri_state | Open-drain power-good indicator for LDO 1; requires 10 kΩ to 100 kΩ external pullup resistor; asserts when output ≥ 88.9% of target voltage. |
| 18 | SS_CTRL1 | input | Soft-start control pin for LDO 1; connect to GND for typical soft-start or to VIN for fast charging of NR/SS capacitor. |
| 19 | NR/SS1 | passive | Noise-reduction and soft-start pin for LDO 1; capacitor value 10 nF to 10 µF recommended to reduce reference noise and enable soft-start function. |
| 20 | EN1 | input | Enable pin for LDO 1; enables when VEN ≥ 1.1V, disables when VEN ≤ 0.4V; connect to IN1 if enable function not used. |
| 21 | EP | passive | Exposed pad (from the footprint; not named in the datasheet pin table). |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | Texas Instruments |
| Package | QFN-20-EP(4x4) |
| Category | Power Management (PMIC) |
| Pins | 21 |
CAD (KiCad official)
- Symbol:
TPS7A8701RTJR - Footprint:
Package_DFN_QFN:QFN-20-1EP_4x4mm_P0.5mm_EP2.5x2.5mm - 3D model: QFN-20-EP(4x4) (KiCad packages3D, STEP)
- 3D model files:
tps7a8701rtjr-etched.step/tps7a8701rtjr-etched.glbcarry the MPN laser-etched on the die in a toggleableAdom.LaserEtchgroup (Fusion-ready);tps7a8701rtjr.step/tps7a8701rtjr.glbare the bare package body.
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: Texas Instruments datasheet (48 pp, sha256
00030644bd522fb5, retrieved 2026-09-23, tier: lcsc) - Datasheet language: Chinese. Pin names, descriptions, and specs on this page were extracted and translated to English by ds2sf; the linked PDF is the manufacturer original.
- Extractor: parts-factory
2.0.0/extract_pins 0.2, primaryclaude-haiku-4-5-20251001(text), consensusclaude-sonnet-5(agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish. - CAD: KiCad official libraries (CC-BY-SA 4.0).