Loads on click. Unloads when scrolled away or the tab is hidden.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads on click. Unloads when scrolled away or the tab is hidden.

PCB Footprint

Open full view ↗
Loads on click. Unloads when scrolled away or the tab is hidden.
Loads on click. Unloads when scrolled away or the tab is hidden.
Download PDF
Contents

README

markdown

MCP6002

Microchip Technology · Dual rail-to-rail CMOS op-amp · SOIC-8

A dual general-purpose CMOS operational amplifier in SOIC-8, rail-to-rail on both input and output. It runs from a single supply of 1.8 to 6 V and draws only about 100 uA per amplifier, so it suits battery and 3.3 V designs where the LM358 or TL072 will not swing to the rails or sip little enough power. With a 1 MHz gain-bandwidth and unity-gain stability it covers sensor buffering, active filters, and general signal conditioning. Two independent amplifiers share the VDD/VSS pins. Its singles and quad siblings are the MCP6001 and MCP6004.

Pinout

Pin Name Type Function
1 VOUTA output Analog output of Op Amp A. Low-impedance voltage source; rail-to-rail output, swings within ~25 mV of VDD/VSS at RL = 10 kΩ. Short-circuit current typically ±23 mA at VDD = 5.5V.
2 VINA- input Inverting input of Op Amp A. High-impedance CMOS input (~10^13 Ω), input bias current typically ±1 pA at 25°C. Absolute-max current ±2 mA; keep within VSS − 1.0V to VDD + 1.0V.
3 VINA+ input Noninverting input of Op Amp A. High-impedance CMOS input (~10^13 Ω), input bias current typically ±1 pA at 25°C. Rail-to-rail common-mode range VSS − 0.3V to VDD + 0.3V.
4 VSS power_in Negative power supply (ground in single-supply operation). VDD − VSS must be between 1.8V and 6.0V; 7.0V absolute maximum. Tie to system ground when running from a single positive rail.
5 VINB+ input Noninverting input of Op Amp B. High-impedance CMOS input (~10^13 Ω), input bias current typically ±1 pA at 25°C. Rail-to-rail common-mode range VSS − 0.3V to VDD + 0.3V.
6 VINB- input Inverting input of Op Amp B. High-impedance CMOS input (~10^13 Ω), input bias current typically ±1 pA at 25°C. Absolute-max current ±2 mA; keep within VSS − 1.0V to VDD + 1.0V.
7 VOUTB output Analog output of Op Amp B. Low-impedance voltage source; rail-to-rail output, swings within ~25 mV of VDD/VSS at RL = 10 kΩ. Short-circuit current typically ±23 mA at VDD = 5.5V.
8 VDD power_in Positive power supply, 1.8V to 6.0V referenced to VSS. Requires a local 0.01-0.1 µF bypass capacitor within 2 mm plus a nearby ≥1 µF bulk cap. Quiescent current typically 100 µA per amplifier.

Key specifications

Parameter Value
Type Dual CMOS op-amp
Input/Output rail-to-rail
Gain-bandwidth 1 MHz
Supply voltage 1.8-6 V (single)
Quiescent current ~100 µA per amp
Slew rate 0.6 V/µs
Channels 2 independent
Package SOIC-8

Ordering variants

Same part, different packaging or reel option.

  • MCP6002T-I/SN (SOIC-8)
  • MCP6002-I/P (PDIP-8)

CAD (KiCad official)

  • Symbol: Amplifier_Operational:MCP6002-xSN
  • Footprint: Package_SO:SOIC-8_3.9x4.9mm_P1.27mm
  • 3D model: SOIC-8 (KiCad packages3D)

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Microchip Technology datasheet (50 pp, sha256 4f879ab31115ecfa, retrieved 2026-08-17, tier: manufacturer)
  • Extractor: ds2sf (Claude). Every pin and dimension is cited to a datasheet page; it refuses to fabricate.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF