Loads on click. Unloads only if this page sits in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads on click. Unloads only if this page sits in the background.

PCB Footprint

Open full view ↗
Loads on click. Unloads only if this page sits in the background.
Loads on click. Unloads only if this page sits in the background.
Download PDF
Contents

README

markdown

TPS2141IPWPR

Texas Instruments · Power Distribution Switches · HTSSOP-14-EP

TPS2141IPWPR from Texas Instruments, in a HTSSOP-14-EP. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 SW_PG output Power good signal for switch output, active high logic-level signal with no external pullup required.
2 SW_IN power_in Input to integrated N-channel MOSFET power switch, 2.7 V to 5.5 V supply voltage, 65 mΩ maximum on-state resistance.
3 SW_IN power_in Input to integrated N-channel MOSFET power switch, 2.7 V to 5.5 V supply voltage, 65 mΩ maximum on-state resistance.
4 LDO_IN power_in Input to LDO regulator, 2.7 V to 5.5 V supply voltage range.
5 SW_EN input Active-low enable signal for power switch on TPS2141 with internal pullup.
6 LDO_EN input Enable signal for LDO regulator, active high, no internal pullup or pulldown.
7 GND power_in Ground.
8 LDO_PG output Power good signal for LDO output, open-drain, active high.
9 ADJ input Feedback adjustment pin for LDO regulator to set output voltage from 0.9 V to 3.3 V adjustable.
10 LDO_PLDN output Open-drain output pulldown pin for LDO when connected to LDO_OUT to reduce fall time.
11 LDO_OUT power_out Output of LDO regulator, 250 mA continuous current, 0.5 V maximum dropout voltage, 0.9 V to 3.3 V adjustable.
12 SW_OUT power_out Output of switch, 500 mA continuous current rating with dual current limit, 100 mA initial and 1800 mA after 93% voltage rise.
13 SW_OUT power_out Output of switch, 500 mA continuous current rating with dual current limit, 100 mA initial and 1800 mA after 93% voltage rise.
14 SW_PLDN output Open-drain output pulldown pin for switch when connected to SW_OUT to reduce fall time.
15 EP passive Exposed pad (from the footprint; not named in the datasheet pin table).

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package HTSSOP-14-EP
Category Power Supply Chip
Pins 15

CAD (KiCad official)

  • Symbol: TPS2141IPWPR
  • Footprint: Package_SO:TSSOP-14-1EP_4.4x5mm_P0.65mm
  • 3D model: HTSSOP-14-EP (KiCad packages3D, STEP)
  • 3D model files: tps2141ipwpr-etched.step / tps2141ipwpr-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); tps2141ipwpr.step / tps2141ipwpr.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (33 pp, sha256 8316b929dcdd03f1, retrieved 2026-10-07, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-4-5-20251001 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF