Loads on click. Unloads only if this page sits in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads on click. Unloads only if this page sits in the background.

PCB Footprint

Open full view ↗
Loads on click. Unloads only if this page sits in the background.
Loads on click. Unloads only if this page sits in the background.
Download PDF
Contents

README

markdown

PCA9555RGER

Texas Instruments · I/O Expanders · VQFN-24-EP(4x4)

PCA9555RGER from Texas Instruments, in a VQFN-24-EP(4x4). Pinout and pin descriptions extracted from the manufacturer datasheet by ds2sf; symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 P00 bidirectional P-port 0 input/output, configurable as input (0 to 5.5V) or push-pull output (25mA sink, 10mA source capability).
2 P01 bidirectional P-port 1 input/output, configurable as input (0 to 5.5V) or push-pull output (25mA sink, 10mA source capability).
3 P02 bidirectional P-port 2 input/output, configurable as input (0 to 5.5V) or push-pull output (25mA sink, 10mA source capability).
4 P03 bidirectional P-port 3 input/output, configurable as input (0 to 5.5V) or push-pull output (25mA sink, 10mA source capability).
5 P04 bidirectional P-port 4 input/output, configurable as input (0 to 5.5V) or push-pull output (25mA sink, 10mA source capability).
6 P05 bidirectional P-port 5 input/output, configurable as input (0 to 5.5V) or push-pull output (25mA sink, 10mA source capability).
7 P06 bidirectional P-port 6 input/output, configurable as input (0 to 5.5V) or push-pull output (25mA sink, 10mA source capability).
8 P07 bidirectional P-port 7 input/output, configurable as input (0 to 5.5V) or push-pull output (25mA sink, 10mA source capability).
9 GND power_in Ground, 0V reference.
10 P10 bidirectional P-port 10 input/output, configurable as input (0 to 5.5V) or push-pull output (25mA sink, 10mA source capability).
11 P11 bidirectional P-port 11 input/output, configurable as input (0 to 5.5V) or push-pull output (25mA sink, 10mA source capability).
12 P12 bidirectional P-port 12 input/output, configurable as input (0 to 5.5V) or push-pull output (25mA sink, 10mA source capability).
13 P13 bidirectional P-port 13 input/output, configurable as input (0 to 5.5V) or push-pull output (25mA sink, 10mA source capability).
14 P14 bidirectional P-port 14 input/output, configurable as input (0 to 5.5V) or push-pull output (25mA sink, 10mA source capability).
15 P15 bidirectional P-port 15 input/output, configurable as input (0 to 5.5V) or push-pull output (25mA sink, 10mA source capability).
16 P16 bidirectional P-port 16 input/output, configurable as input (0 to 5.5V) or push-pull output (25mA sink, 10mA source capability).
17 P17 bidirectional P-port 17 input/output, configurable as input (0 to 5.5V) or push-pull output (25mA sink, 10mA source capability).
18 A0 input I2C slave address input, connect directly to VCC or ground per Table 8-2 to program device address, must not change during I2C communication.
19 SCL bidirectional I2C serial clock line, open-drain output with 3mA sink capability at VOL=0.4V, requires external pullup resistor to VCC, supports 0 to 400kHz operation.
20 SDA bidirectional I2C serial data line, open-drain output with 3mA sink capability at VOL=0.4V, requires external pullup resistor to VCC, supports 0 to 400kHz operation.
21 VCC power_in Supply voltage input, 2.3V to 5.5V nominal operating range, typical quiescent current 100 to 200µA at 5.5V with no load.
22 INT output Active-low open-drain interrupt output, asserts when input port state differs from Input Port register value, 3mA sink capability at VOL=0.4V, requires external pullup resistor to VCC.
23 A1 input I2C slave address input, connect directly to VCC or ground per Table 8-2 to program device address, must not change during I2C communication.
24 A2 input I2C slave address input, connect directly to VCC or ground per Table 8-2 to program device address, must not change during I2C communication.
25 EP passive Exposed pad (from the footprint; not named in the datasheet pin table).

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package VQFN-24-EP(4x4)
Category Interface
Pins 25

CAD (KiCad official)

  • Symbol: PCA9555RGER
  • Footprint: Package_DFN_QFN:QFN-24-1EP_4x4mm_P0.5mm_EP2.6x2.6mm
  • 3D model: VQFN-24-EP(4x4) (KiCad packages3D, STEP)
  • 3D model files: pca9555rger-etched.step / pca9555rger-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); pca9555rger.step / pca9555rger.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (49 pp, sha256 f82351ef5c7f9c9c, retrieved 2026-09-23, tier: lcsc)
  • Datasheet language: Chinese. Pin names, descriptions, and specs on this page were extracted and translated to English by ds2sf; the linked PDF is the manufacturer original.
  • Extractor: parts-factory 2.0.0 / extract_pins 0.2, primary claude-haiku-4-5-20251001 (text), consensus claude-sonnet-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF