component

TLV431ASN1T1G

Public Made by Adom

by adom

onsemi Voltage Reference, SOT-23. Pinout extracted from the datasheet, KiCad symbol/footprint/3D.

componentpmictlv431asn1t1g
Overview Files Discover Packages Releases Dependencies Issues Breadcrumbs Pull Requests Activity

3D Model

Open in new tab ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.

PCB Footprint

Open full view ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.

Datasheet

Open in new tab ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.
Download PDF
Contents

README

markdown

TLV431ASN1T1G

onsemi · Voltage Reference · SOT-23

TLV431ASN1T1G from onsemi, in a SOT-23. Pinout and pin descriptions extracted from the manufacturer datasheet by ds2sf; symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 Reference input Reference (R) input. High-impedance sense input to the internal 1.24 V bandgap reference amplifier (Iref typ 0.15 µA, max 0.3 µA). The device sinks cathode current when V(Reference) exceeds Vref (1.240 V typ) to regulate the KA voltage.
2 Cathode passive Cathode (K). Current-sink terminal that regulates the cathode-to-anode voltage. Rated VKA up to 18 V max, cathode current -20 to +25 mA (typ operating 0.1 mA to 20 mA). Dynamic impedance
3 Anode passive Anode (A). Current-return terminal, typically tied to circuit ground/common. All cathode and reference currents return through this pin.

Key specifications

Parameter Value
Manufacturer onsemi
Package SOT-23
Category PMIC
Pins 3

Ordering variants

Same part, different packaging or reel option.

  • TLV431ASN1T1G
  • TLV431ASN1T1GLP
  • TLV431ASN1T1GLPRA
  • TLV431ASN1T1GLPRE
  • TLV431ASN1T1GLPRM
  • TLV431ASN1T1GLPRP

Electrical characteristics

Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).

Parameter Symbol Min Typ Max Unit Conditions Page
Reference Voltage (VKA = Vref, IK = 10 mA, TA = 25°C) Vref 1.228 1.24 1.252 V VKA = Vref, IK = 10 mA, TA = 25°C 3
Reference Voltage (TA = Tlow to Thigh) Vref 1.215 1.265 V TA = Tlow to Thigh 3
Reference Input Voltage Deviation Over Temperature Vref 7.2 20 mV VKA = Vref, IK = 10 mA, TA = Tlow to Thigh 3
Ration of Reference Input Voltage Change to Cathode Voltage Change ΔVref/ΔVKA -0.6 -1.5 mV/V VKA = Vref to 16 V, IK = 10 mA 3
Reference Terminal Current Iref 0.15 0.3 µA IK = 10 mA, R1 = 10 k, R2 = open 3
Reference Input Current Deviation Over Temperature Iref 0.04 0.08 µA IK = 10 mA, R1 = 10 k, R2 = open, Notes 1, 2, 3 3
Minimum Cathode Current for Regulation IK(min) 30 80 µA 3
Off-State Cathode Current IK(off) 0.01 0.04 µA VKA = 6.0 V, Vref = 0 3
Off-State Cathode Current IK(off) 0.012 0.05 µA VKA = 16 V, Vref = 0 3
Dynamic Impedance /ZKA/ 0.25 0.4 Ω VKA = Vref, IK = 0.1 mA to 20 mA, f ≤ 1.0 kHz 3
Cathode to Anode Voltage (recommended operating) VKA 16 V 2
Cathode Current (recommended operating) IK 0.1 20 mA 2
Cathode to Anode Voltage (absolute maximum) VKA 18 V 2
Cathode Current Range, Continuous IK -20 25 mA 2
Reference Input Current Range, Continuous Iref 0.05 10 mA 2
Operating Junction Temperature TJ 150 °C 2
Operating Ambient Temperature Range (TLV431) TA -40 85 °C 2
Storage Temperature Range Tstg -65 150 °C 2
Thermal Resistance, Junction-to-Ambient (SOT-23-3, SN1 suffix) RJA 491 °C/W 2

CAD (KiCad official)

  • Symbol: TLV431ASN1T1G
  • Footprint: Package_TO_SOT_SMD:SOT-23
  • 3D model: SOT-23 (KiCad packages3D, STEP)
  • 3D model files: tlv431asn1t1g-etched.step / tlv431asn1t1g-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); tlv431asn1t1g.step / tlv431asn1t1g.glb are the bare package body.

3D model downloads

Two STEP files. Same geometry, different body top:

File Size Use it when
tlv431asn1t1g.step 59 KB You want the bare part, or you mark your own boards.
tlv431asn1t1g-etched.step 1.7 MB You want the part with TLV431ASN1T1G already on it.

The marking in the etched file is real recessed geometry cut into the solid, not a texture or a decal: 435 faces against 69 in the bare model. It survives export, section views, and rendering in any CAD tool, and it drops straight into KiCad or Fusion with no extra setup.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: onsemi datasheet (20 pp, sha256 63404349c3607665, retrieved 2026-08-17, tier: manufacturer)
  • Extractor: ds2sf (Claude). Every pin and dimension is cited to a datasheet page; it refuses to fabricate.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF