component
UCC28C43QDRQ1
Public Made by Adomby adom
Texas Instruments AC-DC Controllers And Regulators, SOIC-8. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.
3D Model
Open in new tab ↗
Loads on click. Unloads only if this page sits in the background.
Symbol & Footprint
Schematic Symbol
Open full view ↗Loads on click. Unloads only if this page sits in the background.
PCB Footprint
Open full view ↗Loads on click. Unloads only if this page sits in the background.
Datasheet
Open in new tab ↗Loads on click. Unloads only if this page sits in the background.
README
markdownUCC28C43QDRQ1
Texas Instruments · AC-DC Controllers And Regulators · SOIC-8
UCC28C43QDRQ1 from Texas Instruments, in a SOIC-8. Pinout and pin descriptions extracted from the manufacturer datasheet by ds2sf; symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | COMP | output | Output of error amplifier for compensation with internal current limiting; command zero duty cycle by externally forcing COMP to GND; operates -0.3 to 6.3 V. |
| 2 | FB | input | Inverting input to error amplifier with noninverting input internally trimmed to 2.5 V ±1%; controls power converter voltage-feedback loop for stability; operates -0.3 to 6.3 V. |
| 3 | CS | input | Primary-side current sense pin and noninverting input to PWM comparator with maximum input signal 0.9-1.1 V; compared to error amplifier output to terminate OUT switch conduction; operates -0.3 to 6.3 V. |
| 4 | RT/CT | bidirectional | Fixed frequency oscillator set point; connect timing resistor to VREF and timing capacitor to GND to set switching frequency; keep timing capacitor lead to GND as short and direct as possible; operates -0.3 to 6.3 V. |
| 5 | GND | power_in | Ground return pin for output driver stage and logic level controller section. |
| 6 | OUT | output | Output of on-chip drive stage for directly driving MOSFET; same frequency as oscillator in UCC28C43-Q1 operating near 100% duty cycle; sources and sinks ±1 A peak with rise time 25 ns and fall time 20 ns; operates -0.3 to 20 V. |
| 7 | VDD | power_in | Analog controller bias input providing power to device with typical operating current 2.3 mA at 50 kHz and startup current 50-100 µA; requires 0.1 µF bypass capacitor connected directly to GND with minimal trace length; absolute maximum 20 V. |
| 8 | VREF | power_in | 5-V reference voltage output (nominal 5 V ±1%) for charging oscillator timing capacitor through timing resistor; provides internal bias currents and thresholds; requires minimum 0.1 µF ceramic bypass capacitor to GND; absolute maximum 7 V. |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | Texas Instruments |
| Package | SOIC-8 |
| Category | Power Management (PMIC) |
| Pins | 8 |
CAD (KiCad official)
- Symbol:
UCC28C43QDRQ1 - Footprint:
Package_SO:SOIC-8_3.9x4.9mm_P1.27mm - 3D model: SOIC-8 (KiCad packages3D, STEP)
- 3D model files:
ucc28c43qdrq1-etched.step/ucc28c43qdrq1-etched.glbcarry the MPN laser-etched on the die in a toggleableAdom.LaserEtchgroup (Fusion-ready);ucc28c43qdrq1.step/ucc28c43qdrq1.glbare the bare package body.
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: Texas Instruments datasheet (49 pp, sha256
0ab76ce5a6cf1522, retrieved 2026-09-23, tier: lcsc) - Datasheet language: Chinese. Pin names, descriptions, and specs on this page were extracted and translated to English by ds2sf; the linked PDF is the manufacturer original.
- Extractor: parts-factory
2.0.0/extract_pins 0.2, primaryclaude-haiku-4-5-20251001(text), consensusclaude-sonnet-5(agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish. - CAD: KiCad official libraries (CC-BY-SA 4.0).