Loads when you scroll to it. Unloads after 5 minutes in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.

PCB Footprint

Open full view ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.
Loads when you scroll to it. Unloads after 5 minutes in the background.
Download PDF
Contents

README

markdown

MCP6V91UT-E

Microchip Tech · Precision Op Amps · SC-70-5

MCP6V91UT-E from Microchip Tech, in a SC-70-5. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 VIN+ power_in Noninverting input; a high-impedance CMOS input with low bias currents, and for normal operation it must stay between VSS and VDD.
2 VSS power_in Negative power supply; connect to ground in single-supply use, with VDD 2.4 V to 5.5 V above it.
3 VIN- power_in Inverting input; a high-impedance CMOS input with low bias currents, and for normal operation it must stay between VSS and VDD.
4 VOUT output Analog output; a low-impedance voltage source.
5 VDD power_in Positive power supply, 2.4 V to 5.5 V higher than VSS; it requires bypass capacitors.

Key specifications

Parameter Value
Manufacturer Microchip Tech
Package SC-70-5
Category Amplifiers/Comparators
Pins 5

Electrical characteristics

Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).

Parameter Symbol Min Typ Max Unit Conditions Page
Input Offset Voltage VOS -9 9 µV TA = +25°C 3
Input Offset Voltage Drift with Temperature (MCP6V91/1U, VDD = 2.4V) TC1 -24 24 nV/°C TA = -40 to +125°C, VDD = 2.4V (Note 1) 3
Input Offset Voltage Drift with Temperature (MCP6V91/1U, VDD = 5.5V) TC1 -17 17 nV/°C TA = -40 to +125°C, VDD = 5.5V (Note 1) 3
Input Offset Voltage Quadratic Temperature Coefficient (MCP6V91/1U, VDD = 2.4V) TC2 -30 30 pV/°C2 TA = -40 to +125°C, VDD = 2.4V 3
Input Offset Voltage Quadratic Temperature Coefficient (MCP6V91/1U, VDD = 5.5V) TC2 -12 12 pV/°C2 TA = -40 to +125°C, VDD = 5.5V 3
Input Offset Voltage Aging ΔVOS -0.75 0.75 µV 408 hours Life Test at +150°, measured at +25°C 4
Power Supply Rejection Ratio PSRR 117 137 dB 4
Input Bias Current IB -50 50 pA 4
Input Bias Current across Temperature IB 0 0.2 1 nA TA = +125°C 4
Input Offset Current IOS -400 400 pA 4
Input Offset Current across Temperature IOS -75 75 pA TA = +85°C 4
Input Offset Current across Temperature IOS -500 500 pA TA = +125°C 4
Common-Mode Rejection Ratio CMRR 112 132 dB VDD = 2.4V, VCM = -0.2V to 2.7V (Note 2) 4
Common-Mode Rejection Ratio CMRR 118 140 dB VDD = 5.5V, VCM = -0.2V to 5.8V (Note 2) 4
DC Open-Loop Gain (Large Signal) AOL 119 142 dB VDD = 2.4V, VOUT = 0.3V to 2.0V 4
DC Open-Loop Gain (Large Signal) AOL 126 158 dB VDD = 5.5V, VOUT = 0.3V to 5.3V 4
Output Short-Circuit Current ISC -15 15 mA VDD = 2.4V 4
Output Short-Circuit Current ISC -40 40 mA VDD = 5.5V 4
Supply Voltage VDD 2.4 5.5 V 4
Quiescent Current per Amplifier IQ 0.6 1.1 1.6 mA IO = 0 4
Power-on Reset (POR) Trip Voltage VPOR 1.4 1.85 2.2 V 4
Specified Temperature Range TA -40 125 °C 5
Operating Temperature Range TA -40 125 °C Note 1 5
Current at Input Pins -2 2 mA 3
Current at Output and Supply Pins -30 30 mA 3
Storage Temperature -65 150 °C 3
Maximum Junction Temperature 150 °C 3
ESD protection HBM (MCP6V91/1U) 4 kV HBM, MCP6V91/1U 3
ESD protection CDM (MCP6V91/1U) 1.5 kV CDM, MCP6V91/1U 3
ESD protection MM (MCP6V91/1U) 400 V MM, MCP6V91/1U 3
Thermal Resistance, 5LD-SC70 (junction to ambient) θJA 209 °C/W 5LD-SC70 package 5

Materials and finish

As the datasheet states them (page.json metadata.appearance; the 3D model's colours follow it).

Part Material Colour / plating Datasheet says Page
contacts gold TSSOP, 14-lead *Y = Nickel palladium gold manufacturing designator. 45

CAD (KiCad official)

  • Symbol: MCP6V91UT-E
  • Footprint: Package_TO_SOT_SMD:SOT-353_SC-70-5
  • 3D model: SC-70-5 (KiCad packages3D, STEP)
  • 3D model files: mcp6v91ut-e-etched.step / mcp6v91ut-e-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); mcp6v91ut-e.step / mcp6v91ut-e.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Microchip Tech datasheet (48 pp, sha256 d1345a185e0517c0, retrieved 2026-10-18, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF