component
LMR33640DDDAR
Public Made by Adomby adom
Texas Instruments DC-DC Converters, SOIC-8-EP. Datasheet-verified pinout, KiCad symbol/footprint/3D.
3D Model
Open in new tab ↗
Loads on click. Unloads only if this page sits in the background.
Symbol & Footprint
Schematic Symbol
Open full view ↗Loads on click. Unloads only if this page sits in the background.
PCB Footprint
Open full view ↗Loads on click. Unloads only if this page sits in the background.
Datasheet
Open in new tab ↗Loads on click. Unloads only if this page sits in the background.
README
markdownLMR33640DDDAR
Texas Instruments · DC-DC Converters · SOIC-8-EP
LMR33640DDDAR from Texas Instruments, in a SOIC-8-EP. Pinout and pin descriptions extracted from the manufacturer datasheet by ds2sf; symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | PGND | power_in | Power ground terminal; connect to system ground, AGND, and bypass capacitor with short wide traces. |
| 2 | VIN | power_in | Regulator input supply operating from 3.8 V to 36 V; connect high-quality bypass capacitors directly to this pin and PGND. |
| 3 | EN | input | Enable control input with rising threshold of 1.26 V enabling switching and falling threshold of 0.3 V disabling device; do not float. |
| 4 | PG | tri_state | Open-drain power-good output indicating regulation status with upper threshold at 107% of FB and lower at 94% of FB; pulls low on fault or during soft start. |
| 5 | FB | input | Feedback input connected to output voltage divider tap point with nominal reference voltage of 1 V; do not float or ground. |
| 6 | VCC | power_out | Internal 5-V LDO output regulated from 4.75 V to 5.25 V supplying internal control circuits; connect 1-µF capacitor to PGND and do not load externally. |
| 7 | BOOT | power_out | Bootstrap supply for internal high-side gate driver with minimum undervoltage threshold of 2.2 V; connect 100-nF capacitor from this pin to SW. |
| 8 | SW | output | Switching node driven by internal MOSFETs with voltage rating from -0.3 V to 38 V, supporting transients to -3.5 V under 100 ns; connect to power inductor. |
| 9 | EP | passive | Exposed pad (from the footprint; not named in the datasheet pin table). |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | Texas Instruments |
| Package | SOIC-8-EP |
| Category | Power Management (PMIC) |
| Pins | 9 |
CAD (KiCad official)
- Symbol:
LMR33640DDDAR - Footprint:
Package_SO:SOIC-8-1EP_3.9x4.9mm_P1.27mm_EP2.29x3mm - 3D model: SOIC-8-EP (KiCad packages3D, STEP)
- 3D model files:
lmr33640dddar-etched.step/lmr33640dddar-etched.glbcarry the MPN laser-etched on the die in a toggleableAdom.LaserEtchgroup (Fusion-ready);lmr33640dddar.step/lmr33640dddar.glbare the bare package body.
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: Texas Instruments datasheet (44 pp, sha256
6df39cb52faaed45, retrieved 2026-09-23, tier: lcsc) - Datasheet language: Chinese. Pin names, descriptions, and specs on this page were extracted and translated to English by ds2sf; the linked PDF is the manufacturer original.
- Extractor: parts-factory
2.0.0/extract_pins 0.2, primaryclaude-haiku-4-5-20251001(text), consensusclaude-sonnet-5(agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish. - CAD: KiCad official libraries (CC-BY-SA 4.0).