component
STM32L051K6U6
Public Made by Adomby adom
STMicroelectronics Microcontrollers (MCU/MPU/SOC), UFQFPN-32(5x5). Pinout checked against ST's open pin data, KiCad symbol/footprint/3D.
3D Model
Open in new tab ↗
Loads on click. Unloads only if this page sits in the background.
Symbol & Footprint
Schematic Symbol
Open full view ↗Loads on click. Unloads only if this page sits in the background.
PCB Footprint
Open full view ↗Loads on click. Unloads only if this page sits in the background.
Datasheet
Open in new tab ↗Loads on click. Unloads only if this page sits in the background.
README
markdownSTM32L051K6U6
STMicroelectronics · Microcontrollers (MCU/MPU/SOC) · UFQFPN-32(5x5)
STM32L051K6U6 from STMicroelectronics, in a UFQFPN-32(5x5). Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model, then checked against ST open pin data); symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | VDD | power_in | Digital power supply pin; VDD operating range is 1.65 V to 3.6 V (1.8 V min at power-on if BOR is enabled, down to 1.65 V otherwise). |
| 2 | PC14-OSC32_IN | bidirectional | 5V-tolerant (FT) GPIO PC14 after reset, alternatively usable as OSC32_IN, the LSE 32.768 kHz oscillator input. |
| 3 | PC15-OSC32_OUT | bidirectional | Standard 3.3V I/O (TC) GPIO PC15 after reset, alternatively usable as OSC32_OUT, the LSE 32.768 kHz oscillator output. |
| 4 | NRST | bidirectional | Bidirectional reset pin with an embedded weak pull-up resistor; driving it low resets the device (VIL(NRST) max 0.8 V, VIH(NRST) min 1.4 V). |
| 5 | VDDA | power_in | Analog power supply pin (1.65 V to 3.6 V) for the ADC, comparators, RC oscillators and PLL; must be kept at the same voltage as VDD (max 300 mV difference). |
| 6 | PA0 | bidirectional | Standard 3.3V I/O (TC), fast ADC channel; alternate functions TIM2_CH1, USART2_CTS, TIM2_ETR, COMP1_OUT; additional functions COMP1_INM6, ADC_IN0, RTC_TAMP2/WKUP1. |
| 7 | PA1 | bidirectional | 5V-tolerant I/O (FT); alternate functions EVENTOUT, TIM2_CH2, USART2_RTS_DE, TIM21_ETR; additional functions COMP1_INP, ADC_IN1. |
| 8 | PA2 | bidirectional | 5V-tolerant I/O (FT); alternate functions TIM21_CH1, TIM2_CH3, USART2_TX, COMP2_OUT; additional functions COMP2_INM6, ADC_IN2. |
| 9 | PA3 | bidirectional | 5V-tolerant I/O (FT); alternate functions TIM21_CH2, TIM2_CH4, USART2_RX; additional functions COMP2_INP, ADC_IN3. |
| 10 | PA4 | bidirectional | Standard 3.3V I/O (TC), fast ADC channel; alternate functions SPI1_NSS, USART2_CK, TIM22_ETR; additional functions COMP1_INM4, COMP2_INM4, ADC_IN4. |
| 11 | PA5 | bidirectional | Standard 3.3V I/O (TC), fast ADC channel; alternate functions SPI1_SCK, TIM2_ETR, TIM2_CH1; additional functions COMP1_INM5, COMP2_INM5, ADC_IN5. |
| 12 | PA6 | bidirectional | 5V-tolerant I/O (FT); alternate functions SPI1_MISO, LPUART1_CTS, TIM22_CH1, EVENTOUT, COMP1_OUT; additional function ADC_IN6. |
| 13 | PA7 | bidirectional | 5V-tolerant I/O (FT); alternate functions SPI1_MOSI, TIM22_CH2, EVENTOUT, COMP2_OUT; additional function ADC_IN7. |
| 14 | PB0 | bidirectional | 5V-tolerant I/O (FT); alternate function EVENTOUT; additional functions ADC_IN8, VREF_OUT. |
| 15 | PB1 | bidirectional | 5V-tolerant I/O (FT); alternate function LPUART1_RTS_DE; additional functions ADC_IN9, VREF_OUT. |
| 16 | PB2 | bidirectional | 5V-tolerant I/O (FT); alternate function LPTIM1_OUT. |
| 17 | VDD | power_in | Digital power supply pin; VDD operating range is 1.65 V to 3.6 V (1.8 V min at power-on if BOR is enabled, down to 1.65 V otherwise). |
| 18 | PA8 | bidirectional | 5V-tolerant I/O (FT); alternate functions MCO, EVENTOUT, USART1_CK. |
| 19 | PA9 | bidirectional | 5V-tolerant I/O (FT); alternate functions MCO, USART1_TX. |
| 20 | PA10 | bidirectional | 5V-tolerant I/O (FT); alternate function USART1_RX. |
| 21 | PA11 | bidirectional | 5V-tolerant I/O (FT); alternate functions SPI1_MISO, EVENTOUT, USART1_CTS, COMP1_OUT. |
| 22 | PA12 | bidirectional | 5V-tolerant I/O (FT); alternate functions SPI1_MOSI, EVENTOUT, USART1_RTS_DE, COMP2_OUT. |
| 23 | PA13 | bidirectional | 5V-tolerant I/O (FT); alternate function SWDIO, the Serial Wire debug data pin. |
| 24 | PA14 | bidirectional | 5V-tolerant I/O (FT); alternate functions SWCLK, the Serial Wire debug clock pin, and USART2_TX. |
| 25 | PA15 | bidirectional | 5V-tolerant I/O (FT); alternate functions SPI1_NSS, TIM2_ETR, EVENTOUT, USART2_RX, TIM2_CH1. |
| 26 | PB3 | bidirectional | 5V-tolerant I/O (FT); alternate functions SPI1_SCK, TIM2_CH2, EVENTOUT; additional function COMP2_INN. |
| 27 | PB4 | bidirectional | 5V-tolerant I/O (FT); alternate functions SPI1_MISO, EVENTOUT, TIM22_CH1; additional function COMP2_INP. |
| 28 | PB5 | bidirectional | 5V-tolerant I/O (FT); alternate functions SPI1_MOSI, LPTIM1_IN1, I2C1_SMBA, TIM22_CH2; additional function COMP2_INP. |
| 29 | PB6 | bidirectional | 5V-tolerant, Fast-mode-Plus capable I/O (FTf, 20 mA drive); alternate functions USART1_TX, I2C1_SCL, LPTIM1_ETR; additional function COMP2_INP. |
| 30 | PB7 | bidirectional | 5V-tolerant, Fast-mode-Plus capable I/O (FTf, 20 mA drive); alternate functions USART1_RX, I2C1_SDA, LPTIM1_IN2; additional functions COMP2_INP, PVD_IN. |
| 31 | BOOT0 | input | Dedicated boot mode selection pin sampled at reset (together with nBOOT1 option bit) to select booting from Flash, System memory, or embedded RAM; input voltage range 0 to 5.5 V. |
| 32 | PB8 | bidirectional | 5V-tolerant, Fast-mode-Plus capable I/O (FTf, 20 mA drive); alternate function I2C1_SCL. |
| 33 | EP | passive | Exposed pad (from the footprint; not named in the datasheet pin table). |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | STMicroelectronics |
| Package | UFQFPN-32(5x5) |
| Category | Embedded Processors & Controllers |
| Pins | 33 |
CAD (KiCad official)
- Symbol:
STM32L051K6U6 - Footprint:
Package_DFN_QFN:UFQFPN-32-1EP_5x5mm_P0.5mm_EP3.5x3.5mm - 3D model: UFQFPN-32(5x5) (KiCad packages3D, STEP)
- 3D model files:
stm32l051k6u6-etched.step/stm32l051k6u6-etched.glbcarry the MPN laser-etched on the die in a toggleableAdom.LaserEtchgroup (Fusion-ready);stm32l051k6u6.step/stm32l051k6u6.glbare the bare package body.
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: STMicroelectronics datasheet (131 pp, sha256
df2ac5c4dfa917ae, retrieved 2026-10-01, tier: lcsc) - Extractor: parts-factory
2.0.0/extract_pins 0.2, primaryclaude-haiku-4-5-20251001(text), consensusclaude-sonnet-5-5(agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish. - CAD: KiCad official libraries (CC-BY-SA 4.0).