component
SN74HC14DTR
Public Made by Adomby adom
XBLW Inverters, SOP-14. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.
3D Model
Open in new tab ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.
Symbol & Footprint
Schematic Symbol
Open full view ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
PCB Footprint
Open full view ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
Datasheet
Open in new tab ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
README
markdownSN74HC14DTR
XBLW · Inverters · SOP-14
SN74HC14DTR from XBLW, in a SOP-14. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | 1A | input | Schmitt-trigger data input of gate 1, with input voltage range 0 V to VCC. |
| 2 | 1Y | output | Inverted data output of gate 1, with output voltage range 0 V to VCC. |
| 3 | 2A | input | Schmitt-trigger data input of gate 2, with input voltage range 0 V to VCC. |
| 4 | 2Y | output | Inverted data output of gate 2, with output voltage range 0 V to VCC. |
| 5 | 3A | input | Schmitt-trigger data input of gate 3, with input voltage range 0 V to VCC. |
| 6 | 3Y | output | Inverted data output of gate 3, with output voltage range 0 V to VCC. |
| 7 | GND | power_in | Ground (0 V) reference for the device. |
| 8 | 4Y | output | Inverted data output of gate 4, with output voltage range 0 V to VCC. |
| 9 | 4A | input | Schmitt-trigger data input of gate 4, with input voltage range 0 V to VCC. |
| 10 | 5Y | output | Inverted data output of gate 5, with output voltage range 0 V to VCC. |
| 11 | 5A | input | Schmitt-trigger data input of gate 5, with input voltage range 0 V to VCC. |
| 12 | 6Y | output | Inverted data output of gate 6, with output voltage range 0 V to VCC. |
| 13 | 6A | input | Schmitt-trigger data input of gate 6, with input voltage range 0 V to VCC. |
| 14 | VCC | power_in | Supply voltage pin, recommended 2.0 V to 6.0 V and absolute maximum 7 V. |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | XBLW |
| Package | SOP-14 |
| Category | Logic ICs |
| Pins | 14 |
CAD (KiCad official)
- Symbol:
SN74HC14DTR - Footprint:
Package_SO:SOIC-14_3.9x8.7mm_P1.27mm - 3D model: SOP-14 (KiCad packages3D, STEP)
- 3D model files:
sn74hc14dtr-etched.step/sn74hc14dtr-etched.glbcarry the MPN laser-etched on the die in a toggleableAdom.LaserEtchgroup (Fusion-ready);sn74hc14dtr.step/sn74hc14dtr.glbare the bare package body.
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: XBLW datasheet (15 pp, sha256
16d3a6141ecc648b, retrieved 2026-10-27, tier: lcsc) - Extractor: parts-factory
2.0.0/extract_pins 0.3, primaryclaude-sonnet-5-5(vision), consensusclaude-opus-5-5(agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish. - CAD: KiCad official libraries (CC-BY-SA 4.0).