Loads when you scroll to it. Unloads after 5 minutes in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.

PCB Footprint

Open full view ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.
Loads when you scroll to it. Unloads after 5 minutes in the background.
Download PDF
Contents

README

markdown

TPS7150QP

Texas Instruments · Voltage Regulators - Linear, Low Drop Out (LDO) Regulators · PDIP-8

TPS7150QP from Texas Instruments, in a PDIP-8. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 GND power_in Ground reference for the regulator; all voltage values in the datasheet are with respect to network terminal ground.
2 EN input Enable input, active low: a TTL high (VIH minimum 2 V, VIL maximum 0.5 V) shuts the regulator down to 0.5 µA maximum quiescent current, and EN should be tied to ground if the shutdown feature is not used.
3 IN power_in Regulator input; for the TPS7150Q the recommended input voltage is 5.33 V to 10 V, with an absolute maximum range of -0.3 V to 11 V.
4 IN power_in Regulator input (second IN pin, internally tied to pin 3); for the TPS7150Q the recommended input voltage is 5.33 V to 10 V, with an absolute maximum range of -0.3 V to 11 V.
5 OUT power_out Regulator output; the output current range is 0 mA to 500 mA, with a 2 A absolute maximum output current, and a 10-µF solid-tantalum output capacitor is required for stability.
6 OUT power_out Regulator output (second OUT pin, internally tied to pin 5); the output current range is 0 mA to 500 mA, with a 2 A absolute maximum output current, and a 10-µF solid-tantalum output capacitor is required for stability.
7 SENSE/FB input On the fixed-output TPS7150 this pin is SENSE and must be connected to OUT as close to the device as possible, while the FB function applies only to the adjustable TPS7101 (Vref 1.178 V typical).
8 PG output Open-drain power-good output that goes low when the output drops to between 92% and 98% of its nominal regulated value, requires an external pullup resistor, and may be left floating if unused.

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package PDIP-8
Category Power Management (PMIC)
Pins 8

CAD (KiCad official)

  • Symbol: TPS7150QP
  • Footprint: Package_DIP:DIP-8_W7.62mm
  • 3D model: PDIP-8 (KiCad packages3D, STEP)
  • 3D model files: tps7150qp-etched.step / tps7150qp-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); tps7150qp.step / tps7150qp.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (41 pp, sha256 6da6cbc880c8f130, retrieved 2026-10-08, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF