component
SN74LS75DR
Public Made by Adomby adom
Texas Instruments Latches, SOIC-16. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.
3D Model
Open in new tab ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.
Symbol & Footprint
Schematic Symbol
Open full view ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
PCB Footprint
Open full view ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
Datasheet
Open in new tab ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
README
markdownSN74LS75DR
Texas Instruments · Latches · SOIC-16
SN74LS75DR from Texas Instruments, in a SOIC-16. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | 1Q̅ | output | Complementary output of latch 1. |
| 2 | 1D | input | Data input of latch 1, transferred to 1Q when enable 1C,2C is high. |
| 3 | 2D | input | Data input of latch 2, transferred to 2Q when enable 1C,2C is high. |
| 4 | 3C, 4C | input | Common enable input for latches 3 and 4; data passes when high and is retained when low. |
| 5 | VCC | power_in | Supply voltage; absolute maximum 7 V. |
| 6 | 3D | input | Data input of latch 3, transferred to 3Q when enable 3C,4C is high. |
| 7 | 4D | input | Data input of latch 4, transferred to 4Q when enable 3C,4C is high. |
| 8 | 4Q̅ | output | Complementary output of latch 4. |
| 9 | 4Q | output | True output of latch 4. |
| 10 | 3Q | output | True output of latch 3. |
| 11 | 3Q̅ | output | Complementary output of latch 3. |
| 12 | GND | power_in | Ground; reference terminal for voltage ratings. |
| 13 | 1C, 2C | input | Common enable input for latches 1 and 2; data passes when high and is retained when low. |
| 14 | 2Q̅ | output | Complementary output of latch 2. |
| 15 | 2Q | output | True output of latch 2. |
| 16 | 1Q | output | True output of latch 1. |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | Texas Instruments |
| Package | SOIC-16 |
| Category | Logic |
| Pins | 16 |
CAD (KiCad official)
- Symbol:
SN74LS75DR - Footprint:
Package_SO:SOIC-16_3.9x9.9mm_P1.27mm - 3D model: SOIC-16 (KiCad packages3D, STEP)
- 3D model files:
sn74ls75dr-etched.step/sn74ls75dr-etched.glbcarry the MPN laser-etched on the die in a toggleableAdom.LaserEtchgroup (Fusion-ready);sn74ls75dr.step/sn74ls75dr.glbare the bare package body.
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: Texas Instruments datasheet (18 pp, sha256
833c3dab23e286eb, retrieved 2026-10-11, tier: manufacturer) - Extractor: parts-factory
2.0.0/extract_pins 0.3, primaryclaude-sonnet-5-5(text+vision), consensusclaude-opus-5-5(agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish. - CAD: KiCad official libraries (CC-BY-SA 4.0).