main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs Publish 0.1.0 · Ray 11d ago
viewers sn74ls75dr: viewers · Ray 11d ago
package.json Publish 0.1.0 · Ray 11d ago
page.json Set visibility: public · Ray 11d ago
README.md Publish 0.1.0 · Ray 11d ago
sn74ls75dr-etched.glb sn74ls75dr: factory component page (tier=mfr) · Ray 11d ago
sn74ls75dr-etched.step sn74ls75dr: factory component page (tier=mfr) · Ray 11d ago
sn74ls75dr-hero.glb sn74ls75dr: hero GLB from the etched model (keeps the MPN mark) · Ray 11d ago
sn74ls75dr-hero.overlay.json Publish 0.1.0 · Ray 11d ago
sn74ls75dr.glb Publish 0.1.0 · Ray 11d ago
sn74ls75dr.kicad_mod Publish 0.1.0 · Ray 11d ago
sn74ls75dr.kicad_sym Publish 0.1.0 · Ray 11d ago
sn74ls75dr.lbr Publish 0.1.0 · Ray 11d ago
sn74ls75dr.step Publish 0.1.0 · Ray 11d ago

SN74LS75DR

Texas Instruments · Latches · SOIC-16

SN74LS75DR from Texas Instruments, in a SOIC-16. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 1Q̅ output Complementary output of latch 1.
2 1D input Data input of latch 1, transferred to 1Q when enable 1C,2C is high.
3 2D input Data input of latch 2, transferred to 2Q when enable 1C,2C is high.
4 3C, 4C input Common enable input for latches 3 and 4; data passes when high and is retained when low.
5 VCC power_in Supply voltage; absolute maximum 7 V.
6 3D input Data input of latch 3, transferred to 3Q when enable 3C,4C is high.
7 4D input Data input of latch 4, transferred to 4Q when enable 3C,4C is high.
8 4Q̅ output Complementary output of latch 4.
9 4Q output True output of latch 4.
10 3Q output True output of latch 3.
11 3Q̅ output Complementary output of latch 3.
12 GND power_in Ground; reference terminal for voltage ratings.
13 1C, 2C input Common enable input for latches 1 and 2; data passes when high and is retained when low.
14 2Q̅ output Complementary output of latch 2.
15 2Q output True output of latch 2.
16 1Q output True output of latch 1.

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package SOIC-16
Category Logic
Pins 16

CAD (KiCad official)

  • Symbol: SN74LS75DR
  • Footprint: Package_SO:SOIC-16_3.9x9.9mm_P1.27mm
  • 3D model: SOIC-16 (KiCad packages3D, STEP)
  • 3D model files: sn74ls75dr-etched.step / sn74ls75dr-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); sn74ls75dr.step / sn74ls75dr.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (18 pp, sha256 833c3dab23e286eb, retrieved 2026-10-11, tier: manufacturer)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-sonnet-5-5 (text+vision), consensus claude-opus-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF