component
MC33074DR2G
Public Made by Adomby adom
onsemi Operational Amplifier, SOIC-14. Pinout extracted from the datasheet, KiCad symbol/footprint/3D.
3D Model
Open in new tab ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.
Symbol & Footprint
Schematic Symbol
Open full view ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
PCB Footprint
Open full view ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
Datasheet
Open in new tab ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
Contents
README
markdownMC33074DR2G
onsemi · Operational Amplifier · SOIC-14
MC33074DR2G from onsemi, in a SOIC-14. Pinout and pin descriptions extracted from the manufacturer datasheet by ds2sf; symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | Output 1 | output | Output of amplifier 1. All-NPN output stage with no deadband crossover distortion; swings from approximately VEE+0.1 V to VCC-0.9 V into a 2 kOhm load. Short-circuit current typ 30 mA source/sink. |
| 2 | Input 1- | input | Inverting input of amplifier 1. High-impedance Darlington input; typ input bias current 100 nA, differential input resistance 150 MOhm. Common-mode range VEE to VCC-1.8 V. |
| 3 | Input 1+ | input | Non-inverting input of amplifier 1. High-impedance Darlington input; typ input bias current 100 nA. Common-mode range includes ground (VEE to VCC-1.8 V). |
| 4 | VCC | power_in | Positive supply rail. Operates from 3.0 V single supply up to 44 V total (from VEE to VCC). Supply current per amplifier typ 1.9 mA at +/-15 V. |
| 5 | Input 2+ | input | Non-inverting input of amplifier 2. Darlington input stage; common-mode range includes ground (VEE to VCC-1.8 V). |
| 6 | Input 2- | input | Inverting input of amplifier 2. Darlington input stage; typ input bias current 100 nA. |
| 7 | Output 2 | output | Output of amplifier 2. All-NPN output stage; typ short-circuit current 30 mA source/sink; drives capacitive loads up to 10,000 pF. |
| 8 | Output 3 | output | Output of amplifier 3. All-NPN output stage; typ short-circuit current 30 mA source/sink. |
| 9 | Input 3- | input | Inverting input of amplifier 3. Darlington input stage; typ input bias current 100 nA. |
| 10 | Input 3+ | input | Non-inverting input of amplifier 3. Darlington input stage; common-mode range includes ground. |
| 11 | VEE | power_in | Negative supply rail (or GND in single-supply operation). Supply-voltage range 3.0 V to 44 V total (VCC-VEE). Tie to ground for single-supply operation. |
| 12 | Input 4+ | input | Non-inverting input of amplifier 4. Darlington input stage; common-mode range includes ground. |
| 13 | Input 4- | input | Inverting input of amplifier 4. Darlington input stage; typ input bias current 100 nA. |
| 14 | Output 4 | output | Output of amplifier 4. All-NPN output stage; typ short-circuit current 30 mA source/sink; drives capacitive loads up to 10,000 pF. |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | onsemi |
| Package | SOIC-14 |
| Category | Op-amp/Cmp |
| Pins | 14 |
Ordering variants
Same part, different packaging or reel option.
MC33074DR2GDMC33074DR2GMC33074DR2GDGMC33074DR2GPMC33074DR2GPGMC33074DR2GDTBMC33074DR2GDTBGMC33074DR2GDTBR2GMC33074DR2GMTMC33074DR2GMTTBG
Electrical characteristics
Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).
| Parameter | Symbol | Min | Typ | Max | Unit | Conditions | Page |
|---|---|---|---|---|---|---|---|
| Input Offset Voltage (VCC=+15 V, VEE=-15 V, TA=+25°C) | VIO | 1 | 5 | mV | RS = 100, VCM = 0 V, VO = 0 V | 4 | |
| Input Offset Voltage (VCC=+5.0 V, VEE=0 V, TA=+25°C) | VIO | 1.5 | 5 | mV | RS = 100, VCM = 0 V, VO = 0 V | 4 | |
| Input Offset Voltage (VCC=+15 V, VEE=-15 V, TA=Tlow to Thigh) | VIO | 7 | mV | RS = 100, VCM = 0 V, VO = 0 V | 4 | ||
| Average Temperature Coefficient of Input Offset Voltage | VIO/T | 10 | V/°C | RS = 10, VCM = 0 V, VO = 0 V, TA = Tlow to Thigh | 4 | ||
| Input Bias Current (TA=+25°C) | IIB | 100 | 500 | nA | VCM = 0 V, VO = 0 V, TA = +25°C | 4 | |
| Input Bias Current (TA=Tlow to Thigh) | IIB | 700 | nA | VCM = 0 V, VO = 0 V, TA = Tlow to Thigh | 4 | ||
| Input Offset Current (TA=+25°C) | IIO | 6 | 75 | nA | VCM = 0 V, VO = 0 V, TA = +25°C | 4 | |
| Input Offset Current (TA=Tlow to Thigh) | IIO | 300 | nA | VCM = 0 V, VO = 0 V, TA = Tlow to Thigh | 4 | ||
| Large Signal Voltage Gain (TA=+25°C) | AVOL | 25 | 100 | V/mV | VO = ±10 V, RL = 2.0 k | 4 | |
| Large Signal Voltage Gain (TA=Tlow to Thigh) | AVOL | 20 | V/mV | VO = ±10 V, RL = 2.0 k | 4 | ||
| Output Voltage Swing High (VCC=+5.0 V, VEE=0 V, RL=2.0 k, TA=+25°C) | VOH | 3.7 | V | VID = ±1.0 V | 4 | ||
| Output Voltage Swing High (VCC=+15 V, VEE=-15 V, RL=10 k, TA=+25°C) | VOH | 13.6 | V | VID = ±1.0 V | 4 | ||
| Output Voltage Swing High (VCC=+15 V, VEE=-15 V, RL=2.0 k, TA=Tlow to Thigh) | VOH | 13.4 | V | VID = ±1.0 V | 4 | ||
| Output Voltage Swing Low (VCC=+5.0 V, VEE=0 V, RL=2.0 k, TA=+25°C) | VOL | 0.1 | V | VID = ±1.0 V | 4 | ||
| Output Voltage Swing Low (VCC=+15 V, VEE=-15 V, RL=10 k, TA=+25°C) | VOL | -14.7 | V | VID = ±1.0 V | 4 | ||
| Output Voltage Swing Low (VCC=+15 V, VEE=-15 V, RL=2.0 k, TA=Tlow to Thigh) | VOL | -13.5 | V | VID = ±1.0 V | 4 | ||
| Output Short Circuit Current, Source (TA=25°C) | ISC | 10 | mA | VID = 1.0 V, VO = 0 V, TA = 25°C | 4 | ||
| Output Short Circuit Current, Sink (TA=25°C) | ISC | 20 | mA | VID = -1.0 V, VO = 0 V, TA = 25°C | 4 | ||
| Common Mode Rejection | CMR | 70 | 97 | dB | RS ≤ 10 k, VCM = VICR, TA = 25°C | 4 | |
| Power Supply Rejection | PSR | 70 | 97 | dB | RS = 100, VCC/VEE = +16.5 V/-16.5 V to +13.5 V/-13.5 V, TA = 25°C | 4 | |
| Power Supply Current per amplifier (VCC=+15 V, VEE=-15 V, TA=+25°C) | ID | 1.9 | 2.5 | mA | VO = 0 V, no load | 4 | |
| Power Supply Current per amplifier (VCC=+15 V, VEE=-15 V, TA=Tlow to Thigh) | ID | 2.8 | mA | VO = 0 V, no load | 4 | ||
| Slew Rate (AV=+1.0) | SR | 8 | 10 | V/s | Vin = -10 V to +10 V, RL = 2.0 k, CL = 500 pF | 5 | |
| Slew Rate (AV=-1.0) | SR | 8 | 13 | V/s | Vin = -10 V to +10 V, RL = 2.0 k, CL = 500 pF | 5 | |
| Gain Bandwidth Product | GBW | 3.5 | 4.5 | MHz | f = 100 kHz | 5 | |
| Supply Voltage (from VEE to VCC) | VS | 44 | V | 3 | |||
| Storage Temperature Range | Tstg | -60 | 150 | °C | 3 | ||
| Operating Junction Temperature | TJ | 150 | °C | 3 | |||
| ESD Capability, Human Body Model | ESDHBM | 2000 | V | Dual and Quad (Note 3) | 3 | ||
| ESD Capability, Machine Model | ESDMM | 200 | V | Dual and Quad (Note 3) | 3 | ||
| Operating Ambient Temperature Range (Tlow to Thigh) | TA | -40 | 85 | °C | MC33074 (non-A) specified range, per Note 4 | 4 | |
| Single Supply Operating Voltage | VCC-VEE | 3 | 44 | V | Wide single supply operation, from Features | 1 |
CAD (KiCad official)
- Symbol:
MC33074DR2G - Footprint:
Package_SO:SOIC-14_3.9x8.7mm_P1.27mm - 3D model: SOIC-14 (KiCad packages3D, STEP)
- 3D model files:
mc33074dr2g-etched.step/mc33074dr2g-etched.glbcarry the MPN laser-etched on the die in a toggleableAdom.LaserEtchgroup (Fusion-ready);mc33074dr2g.step/mc33074dr2g.glbare the bare package body.
3D model downloads
Two STEP files. Same geometry, different body top:
| File | Size | Use it when |
|---|---|---|
mc33074dr2g.step |
195 KB | You want the bare part, or you mark your own boards. |
mc33074dr2g-etched.step |
2.7 MB | You want the part with MC33074DR2G already on it. |
The marking in the etched file is real recessed geometry cut into the solid, not a texture or a decal: 677 faces against 237 in the bare model. It survives export, section views, and rendering in any CAD tool, and it drops straight into KiCad or Fusion with no extra setup.
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: onsemi datasheet (26 pp, sha256
bac1389f1389705f, retrieved 2026-08-17, tier: manufacturer) - Extractor:
ds2sf(Claude). Every pin and dimension is cited to a datasheet page; it refuses to fabricate. - CAD: KiCad official libraries (CC-BY-SA 4.0).