board
OCuLink Riser for the Supermicro AIOM Slot
Public Unreviewedby John Lauer
Passive OCP NIC 3.0 SFF card that breaks a Supermicro AIOM slot's PCIe x16 into four OCuLink 4i ports (4 x4, Gen4): 6-layer, 85 ohm, length-matched, DRC-clean KiCad project with Gerbers, BOM and CPL.
main
John Lauer
Videos: sentence-exact captions (VTT+SRT), no dead air; new 3D tour of the card and its component pages
045ee35
7d ago
123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228
1
00:00:00,000 --> 00:00:05,709
A YouTube viewer asked for an OCuLink
riser for the AIOM slot on their
Supermicro server.
2
00:00:05,829 --> 00:00:08,015
Before we build it, here is what that
means.
3
00:00:08,267 --> 00:00:12,287
This is the kind of server the viewer has:
a Supermicro rack server.
4
00:00:12,407 --> 00:00:15,696
Inside, besides the normal PCIe slots,
5
00:00:15,696 --> 00:00:20,110
newer Supermicro boards have one or two
AIOM slots.
6
00:00:20,367 --> 00:00:27,982
From the back, Supermicro labels them:
PCIe x16, AIOM, OCP 3.0.
7
00:00:28,102 --> 00:00:32,050
A full sixteen lane slot, the same
bandwidth as a graphics card slot.
8
00:00:32,300 --> 00:00:36,651
But only one kind of card fits: an AIOM
network card like this one.
9
00:00:36,771 --> 00:00:40,469
If you don't need another network card,
those sixteen lanes sit unused.
10
00:00:40,733 --> 00:00:41,733
This board changes that.
11
00:00:41,853 --> 00:00:46,187
It plugs into the AIOM slot in place of
the network card,
12
00:00:46,187 --> 00:00:52,193
and splits the sixteen lanes into four
OCuLink ports, each a full PCIe x4 link.
13
00:00:52,433 --> 00:00:56,424
Run an OCuLink cable from each port to a
U.2 NVMe drive,
14
00:00:56,424 --> 00:01:02,054
and the server gains four more fast
drives, each running at full Gen 4x4
speed,
15
00:01:02,054 --> 00:01:04,406
about eight gigabytes per second.
16
00:01:04,667 --> 00:01:07,881
Or cable a port to an OCuLink dock like
this one,
17
00:01:07,881 --> 00:01:13,063
and hang a graphics card or another PCIe
card off the server, outside the case.
18
00:01:13,300 --> 00:01:17,992
There is one catch: the server's BIOS has
to support splitting that slot four ways.
19
00:01:18,112 --> 00:01:23,530
When it does, an unused network slot
becomes four general purpose PCIe ports.
20
00:01:23,767 --> 00:01:24,318
Now the build.
21
00:01:24,438 --> 00:01:27,747
We typed that one request into Claude, in
Adom Hydrogen.
22
00:01:27,867 --> 00:01:33,558
It reads the OCP 3.0 spec and the OCuLink
standards, pinout tables and all.
23
00:01:33,800 --> 00:01:40,135
It writes a small field solver and finds
trace widths for 85 ohm differential pairs
on a six layer stack-up.
24
00:01:40,400 --> 00:01:45,475
Thirty six high speed pairs are routed
from the gold fingers to four OCuLink
connectors,
25
00:01:45,475 --> 00:01:46,513
with no crossings.
26
00:01:46,767 --> 00:01:51,764
Every lane in a port is tuned to arrive
within a hundredth of a picosecond of its
neighbors.
27
00:01:51,1000 --> 00:01:54,350
The design record: impedance per layer,
28
00:01:54,350 --> 00:01:57,964
skew inside every pair under two
hundredths of a millimeter.
29
00:01:58,200 --> 00:02:03,295
On the adom-aiflow timeline, the run moves
through design rules:
30
00:02:03,295 --> 00:02:05,444
JLCPCB's six layer process.
31
00:02:05,700 --> 00:02:09,690
Then the real board opens in KiCad: gold
fingers at the bottom,
32
00:02:09,690 --> 00:02:11,084
connectors at the top.
33
00:02:11,333 --> 00:02:16,207
Forty seven parts land live, one at a
time, each its own undo step.
34
00:02:16,467 --> 00:02:19,469
Then one hundred sixty nine traces land
the same way,
35
00:02:19,469 --> 00:02:21,904
every one checked against the design
rules.
36
00:02:22,167 --> 00:02:24,366
The current check needs a real field
solve.
37
00:02:24,486 --> 00:02:26,036
Claude finds why it fails:
38
00:02:26,036 --> 00:02:29,495
a tenth of a millimeter via ring the
solver could not see.
39
00:02:29,733 --> 00:02:32,813
With a finer grid, current and thermal
both pass.
40
00:02:33,067 --> 00:02:36,992
Clean silkscreen, and the finished board
in KiCad's 3D viewer:
41
00:02:36,992 --> 00:02:39,145
every test point and port labeled.
42
00:02:39,400 --> 00:02:42,229
Gerbers for all six copper layers, drill
files,
43
00:02:42,229 --> 00:02:44,697
pick and place and the bill of materials,
44
00:02:44,697 --> 00:02:47,405
each read back and checked against the
board.
45
00:02:47,667 --> 00:02:51,766
Finish passes: zero design rule errors,
zero unconnected.
46
00:02:51,886 --> 00:02:56,297
A manufacturable PCI Express Gen4 card,
from a one line comment,
47
00:02:56,297 --> 00:02:59,606
designed and checked by Claude in Adom
Hydrogen.