component
XR2682
Public Made by Adomby adom
XySemi DC-DC Converters, ESOP-8. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.
main
123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200
{
"slug": "xr2682",
"version": "0.1.0",
"type": "component",
"description": "XySemi DC-DC Converters, ESOP-8. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.",
"tags": [
"component",
"power management (pmic)",
"xr2682",
"factory-2.0.0",
"extractor-text"
],
"dependencies": {},
"hero": {
"type": "image",
"path": "docs/hero.png"
},
"files": [
"page.json",
"README.md",
"xr2682.kicad_sym",
"xr2682.kicad_mod",
"xr2682.glb",
"xr2682.step",
"xr2682.lbr",
"docs/hero.png",
"docs/xr2682-datasheet.pdf",
"viewers/symbol.html",
"viewers/footprint.html",
"xr2682-hero.glb",
"xr2682-hero.overlay.json",
"xr2682-etched.glb"
],
"component": {
"mpn": "XR2682",
"manufacturer": "XySemi",
"package": "ESOP-8",
"pin_count": 9,
"category": "Power Management (PMIC)",
"subcategory": "DC-DC Converters",
"datasheet": "https://jlcpcb.com/api/file/downloadByFileSystemAccessId/8588918666553802752",
"parts": {
"symbol": "xr2682.kicad_sym",
"footprint": "xr2682.kicad_mod",
"model_3d": "xr2682-hero.glb",
"model_3d_plain": "xr2682-etched.glb",
"model_3d_step": "xr2682-etched.step",
"model_3d_step_plain": "xr2682.step",
"lbr": "xr2682.lbr"
},
"distributor_links": {
"lcsc": "C712496"
},
"distributor_check": {
"checked_at": "2026-10-18T01:10:17Z",
"source": "Component Ocean /api/assign-pns",
"digikey": {
"pn": null,
"status": "no match"
},
"mouser": {
"pn": null,
"status": "no match"
}
},
"pins": [
{
"number": "1",
"name": "SW",
"type": "output",
"description": "Switch pin of the integrated 6A, 40mΩ boost power switch; the absolute maximum SW voltage is -0.3 to 26V."
},
{
"number": "2",
"name": "SW",
"type": "output",
"description": "Switch pin of the integrated 6A, 40mΩ boost power switch (second switch-node pin, bonded in parallel with pin 1); the absolute maximum SW voltage is -0.3 to 26V."
},
{
"number": "3",
"name": "PVDD",
"type": "power_in",
"description": "Input power supply pin, to be connected to Cin placed as close as possible to the pin; supply voltage range is 2.7 to 5.5V with absolute maximum VIN of -0.3 to 6.5V."
},
{
"number": "4",
"name": "AVDD",
"type": "power_in",
"description": "Boost IC logic power supply pin; if located far from Cin, add one 1uF MLCC placed close to the pin."
},
{
"number": "5",
"name": "EN",
"type": "input",
"description": "Shutdown control input; connect to a logic high level to enable the device, with an enable threshold of 0.3 to 1.5V (typ. 1V)."
},
{
"number": "6",
"name": "FB",
"type": "input",
"description": "Feedback pin for the internal resistor divider; regulated feedback voltage is 1.21 to 1.27V (typ. 1.24V), and the FB network should be placed close to the load and far from the switching node."
},
{
"number": "7",
"name": "AGND",
"type": "power_in",
"description": "Analog ground; should be tied together with PGND and the exposed pad through a broad ground plane."
},
{
"number": "8",
"name": "PGND",
"type": "power_in",
"description": "Power ground; should be connected to AGND and the exposed pad with low resistance for low Rds(on), high efficiency and good heat dissipation."
},
{
"number": "9",
"name": "EP",
"type": "passive",
"description": "Exposed pad (from the footprint; not named in the datasheet pin table)."
}
],
"provenance": {
"extractor": "extract_pins 0.3",
"factory_chain": {
"factory": "2.0.0",
"extractor": "extract_pins 0.3",
"primary_model": "claude-haiku-5-5",
"primary_mode": "text",
"consensus_model": "claude-sonnet-5-5",
"consensus": "agreed",
"guards": "pin_guards 0.1: passed",
"guard_notes": [
"extractor flagged: The datasheet calls the package 'SOP-PP 8' and 'SOP8-PP' (8 pins plus exposed pad), not 'ESOP-8' lit; The exposed pad is printed as 'EPAD' rather than a numbered pin, so it is listed with number 'EPAD'.; Figure 3 (PIN Configuration) is an image and is not in the extracted text, so pin placement and orie",
"exposed pad 9 added from the footprint",
"dropped thermal pad ['EP'] absent from footprint"
],
"pages_sent": 11,
"cost_usd": 0.0463,
"at": "2026-10-18T01:08:14"
},
"datasheet": {
"url": "https://jlcpcb.com/api/file/downloadByFileSystemAccessId/8588918666553802752",
"pages": 11,
"sha256": "0fceac6eff1d1da0",
"source_tier": "lcsc"
},
"cad": "KiCad official (CC-BY-SA 4.0)",
"pins": {
"total": 9,
"described": 9,
"cites_pages": true,
"refuses_to_fabricate": true
}
},
"viewers": {
"symbol": "viewers/symbol.html",
"footprint": "viewers/footprint.html"
},
"models_3d": [
{
"file": "xr2682.step",
"role": "plain",
"up": "Z",
"units": "mm",
"origin": "footprint origin = pad-pattern centre",
"seat": "z = 0",
"extents_mm": [
6.9,
4.9,
1.65
],
"zmin_mm": 0.0,
"centre_offset_mm": 0.0,
"footprint_binding": "identity",
"sha256": "f1718a42c5ea007e8e2dd672ac39a1bb358ee4849bd53c42e21ce83e0e5df7a9",
"checked": "2026-10-18",
"checked_by": "factory/step_pose.py (Z-up, origin, seat, binding)"
},
{
"file": "xr2682-etched.step",
"role": "eda",
"up": "Z",
"units": "mm",
"origin": "footprint origin = pad-pattern centre",
"seat": "z = 0",
"extents_mm": [
6.9,
4.9,
1.65
],
"zmin_mm": 0.0,
"centre_offset_mm": 0.0,
"footprint_binding": "identity",
"sha256": "b9a0df96332acec63d758c0375a916fd7d43cc15a4a077385bef3d67c27c2fbd",
"checked": "2026-10-18",
"checked_by": "factory/step_pose.py (Z-up, origin, seat, binding)"
}
]
}
}