component

XL74LS10

Public Made by Adom

by adom

XINLUDA Gates, SOP-14. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.

componentlogic icsxl74ls10factory-2.0.0extractor-text
Overview Files Discover Packages Releases Dependencies Issues Breadcrumbs Pull Requests Activity
main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs Publish 0.1.0 · Ray 22h ago
viewers xl74ls10: viewers · Ray 22h ago
package.json Publish 0.1.0 · Ray 22h ago
page.json Set visibility: public · Ray 22h ago
README.md Publish 0.1.0 · Ray 22h ago
xl74ls10-etched.glb Publish 0.1.0 · Ray 22h ago
xl74ls10-etched.step xl74ls10: factory component page (tier=lcsc) · Ray 22h ago
xl74ls10-hero.glb xl74ls10: hero GLB from the etched model (keeps the MPN mark) · Ray 22h ago
xl74ls10-hero.overlay.json Publish 0.1.0 · Ray 22h ago
xl74ls10.glb Publish 0.1.0 · Ray 22h ago
xl74ls10.kicad_mod Publish 0.1.0 · Ray 22h ago
xl74ls10.kicad_sym Publish 0.1.0 · Ray 22h ago
xl74ls10.lbr Publish 0.1.0 · Ray 22h ago
xl74ls10.step Publish 0.1.0 · Ray 22h ago

XL74LS10

XINLUDA · Gates · SOP-14

XL74LS10 from XINLUDA, in a SOP-14. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 1A input Gate 1 input A; high-level input voltage min 2 V, low-level max 0.8 V.
2 1B input Gate 1 input B; high-level input voltage min 2 V, low-level max 0.8 V.
3 2A input Gate 2 input A; high-level input voltage min 2 V, low-level max 0.8 V.
4 2B input Gate 2 input B; high-level input voltage min 2 V, low-level max 0.8 V.
5 2C input Gate 2 input C; high-level input voltage min 2 V, low-level max 0.8 V.
6 2Y output Gate 2 NAND output; sources up to 0.4 mA high and sinks up to 8 mA low.
7 GND power_in Ground reference for the device.
8 3Y output Gate 3 NAND output; sources up to 0.4 mA high and sinks up to 8 mA low.
9 3A input Gate 3 input A; high-level input voltage min 2 V, low-level max 0.8 V.
10 3B input Gate 3 input B; high-level input voltage min 2 V, low-level max 0.8 V.
11 3C input Gate 3 input C; high-level input voltage min 2 V, low-level max 0.8 V.
12 1Y output Gate 1 NAND output; sources up to 0.4 mA high and sinks up to 8 mA low.
13 1C input Gate 1 input C; high-level input voltage min 2 V, low-level max 0.8 V.
14 VCC power_in Supply voltage, recommended 4.75 V to 5.25 V (5 V nominal), absolute maximum 7 V.

Key specifications

Parameter Value
Manufacturer XINLUDA
Package SOP-14
Category Logic ICs
Pins 14

Electrical characteristics

Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).

Parameter Symbol Min Typ Max Unit Conditions Page
Supply voltage VCC 4.75 5 5.25 V 3
High-level input voltage VIH 2 V 3
Low-level input voltage VIL 0.8 V 3
High-level output current IOH -0.4 mA 3
Low-level output current IOL 8 mA 3
Operating free-air temperature TA 0 70 °C 3
Supply voltage VCC 7 V see Note 1 2
Input voltage (74LS10) VI 7 V 74LS10 2
Operating free-air temperature range, SOP package TA 0 70 °C SOP package 2
Storage temperature range Tstg -65 150 °C 2
Input clamp voltage VIK -1.5 V VCC = MIN, II = -18 mA 3
High-level output voltage VOH 2.7 3.4 V VCC = MIN, VIL = MAX, IOH = -0.4 mA 3
Low-level output voltage VOL 0.4 V VCC = MIN, VIH = 2 V, IOL = 4 mA 3
Low-level output voltage VOL 0.35 0.5 V VCC = MIN, VIH = 2 V, IOL = 8 mA 3
Input current at maximum input voltage II 0.1 mA VCC = MAX, VI = 7 V 3
High-level input current IIH 20 µA VCC = MAX, VI = 2.7 V 3
Low-level input current IIL -0.4 mA VCC = MAX, VI = 0.4 V 3
Short-circuit output current IOS -20 -100 mA VCC = MAX 3
Supply current, output high ICCH 0.6 1.2 mA VCC = MAX, VI = 4.5 V 3
Supply current, output low ICCL 1.8 3.3 mA VCC = MAX, VI = 0 V 3
Propagation delay, high-to-low output tPHL 10 15 ns VCC = 5 V, TA = 25 °C; A or B to Y; RL = 2 kΩ, CL = 15 pF 3

CAD (KiCad official)

  • Symbol: XL74LS10
  • Footprint: Package_SO:SOIC-14_3.9x8.7mm_P1.27mm
  • 3D model: SOP-14 (KiCad packages3D, STEP)
  • 3D model files: xl74ls10-etched.step / xl74ls10-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); xl74ls10.step / xl74ls10.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: XINLUDA datasheet (5 pp, sha256 1a523ccd7ba973aa, retrieved 2026-10-30, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-sonnet-5-5 (text+vision), consensus claude-opus-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF