component
XC3S50AN-4TQG144C
Public Made by Adomby adom
XILINX CPLD/FPGA, TQFP-144(20x20). Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.
main
12345678910111213141516171819202122232425262728293031323334353637383940414243444546474849505152535455565758596061626364656667686970717273747576777879808182838485868788899091929394959697989910010110210310410510610710810911011111211311411511611711811912012112212312412512612712812913013113213313413513613713813914014114214314414514614714814915015115215315415515615715815916016116216316416516616716816917017117217317417517617717817918018118218318418518618718818919019119219319419519619719819920020120220320420520620720820921021121221321421521621721821922022122222322422522622722822923023123223323423523623723823924024124224324424524624724824925025125225325425525625725825926026126226326426526626726826927027127227327427527627727827928028128228328428528628728828929029129229329429529629729829930030130230330430530630730830931031131231331431531631731831932032132232332432532632732832933033133233333433533633733833934034134234334434534634734834935035135235335435535635735835936036136236336436536636736836937037137237337437537637737837938038138238338438538638738838939039139239339439539639739839940040140240340440540640740840941041141241341441541641741841942042142242342442542642742842943043143243343443543643743843944044144244344444544644744844945045145245345445545645745845946046146246346446546646746846947047147247347447547647747847948048148248348448548648748848949049149249349449549649749849950050150250350450550650750850951051151251351451551651751851952052152252352452552652752852953053153253353453553653753853954054154254354454554654754854955055155255355455555655755855956056156256356456556656756856957057157257357457557657757857958058158258358458558658758858959059159259359459559659759859960060160260360460560660760860961061161261361461561661761861962062162262362462562662762862963063163263363463563663763863964064164264364464564664764864965065165265365465565665765865966066166266366466566666766866967067167267367467567667767867968068168268368468568668768868969069169269369469569669769869970070170270370470570670770870971071171271371471571671771871972072172272372472572672772872973073173273373473573673773873974074174274374474574674774874975075175275375475575675775875976076176276376476576676776876977077177277377477577677777877978078178278378478578678778878979079179279379479579679779879980080180280380480580680780880981081181281381481581681781881982082182282382482582682782882983083183283383483583683783883984084184284384484584684784884985085185285385485585685785885986086186286386486586686786886987087187287387487587687787887988088188288388488588688788888989089189289389489589689789889990090190290390490590690790890991091191291391491591691791891992092192292392492592692792892993093193293393493593693793893994094194294394494594694794894995095195295395495595695795895996096196296396496596696796896997097197297397497597697797897998098198298398498598698798898999099199299399499599699799899910001001100210031004100510061007100810091010101110121013
{
"slug": "xc3s50an-4tqg144c",
"version": "0.1.0",
"type": "component",
"description": "XILINX CPLD/FPGA, TQFP-144(20x20). Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.",
"tags": [
"component",
"embedded processors & controllers",
"xc3s50an-4tqg144c",
"factory-2.0.0",
"extractor-text"
],
"dependencies": {},
"hero": {
"type": "image",
"path": "docs/hero.png"
},
"files": [
"page.json",
"README.md",
"xc3s50an-4tqg144c.kicad_sym",
"xc3s50an-4tqg144c.kicad_mod",
"xc3s50an-4tqg144c.glb",
"xc3s50an-4tqg144c.step",
"xc3s50an-4tqg144c.lbr",
"docs/hero.png",
"docs/xc3s50an-4tqg144c-datasheet.pdf",
"viewers/symbol.html",
"viewers/footprint.html",
"xc3s50an-4tqg144c-hero.glb",
"xc3s50an-4tqg144c-hero.overlay.json",
"xc3s50an-4tqg144c-etched.glb"
],
"component": {
"mpn": "XC3S50AN-4TQG144C",
"manufacturer": "XILINX",
"package": "TQFP-144(20x20)",
"pin_count": 144,
"category": "Embedded Processors & Controllers",
"subcategory": "CPLD/FPGA",
"datasheet": "https://datasheet.lcsc.com/datasheet/pdf/d82cffc14960a26c57f30af5c47da63c.pdf",
"parts": {
"symbol": "xc3s50an-4tqg144c.kicad_sym",
"footprint": "xc3s50an-4tqg144c.kicad_mod",
"model_3d": "xc3s50an-4tqg144c-hero.glb",
"model_3d_plain": "xc3s50an-4tqg144c-etched.glb",
"model_3d_step": "xc3s50an-4tqg144c-etched.step",
"model_3d_step_plain": "xc3s50an-4tqg144c.step",
"lbr": "xc3s50an-4tqg144c.lbr"
},
"distributor_links": {
"lcsc": "C95269",
"digikey": "122-XC3S50AN-4TQG144C-ND",
"mouser": "217-C3S50AN-4TQG144C"
},
"distributor_check": {
"checked_at": "2026-10-23T03:33:08Z",
"source": "Component Ocean /api/assign-pns",
"digikey": {
"pn": "122-XC3S50AN-4TQG144C-ND",
"status": "found",
"lifecycle": "Obsolete"
},
"mouser": {
"pn": "217-C3S50AN-4TQG144C",
"status": "found",
"lifecycle": "Obsolete"
}
},
"pins": [
{
"number": "1",
"name": "TMS",
"type": "input",
"description": "Dedicated JTAG test mode select pin, powered by VCCAUX."
},
{
"number": "2",
"name": "TDI",
"type": "input",
"description": "Dedicated JTAG test data input pin, powered by VCCAUX."
},
{
"number": "3",
"name": "IO_L02P_3",
"type": "bidirectional",
"description": "Bank 3 user I/O, differential pair 02 positive."
},
{
"number": "4",
"name": "IO_L01P_3",
"type": "bidirectional",
"description": "Bank 3 user I/O, differential pair 01 positive."
},
{
"number": "5",
"name": "IO_L02N_3",
"type": "bidirectional",
"description": "Bank 3 user I/O, differential pair 02 negative."
},
{
"number": "6",
"name": "IO_L01N_3",
"type": "bidirectional",
"description": "Bank 3 user I/O, differential pair 01 negative."
},
{
"number": "7",
"name": "IO_L03P_3",
"type": "bidirectional",
"description": "Bank 3 user I/O, differential pair 03 positive."
},
{
"number": "8",
"name": "IO_L03N_3",
"type": "bidirectional",
"description": "Bank 3 user I/O, differential pair 03 negative."
},
{
"number": "9",
"name": "GND",
"type": "power_in",
"description": "Dedicated ground pin; all GND pins must be connected."
},
{
"number": "10",
"name": "IO_L04P_3",
"type": "bidirectional",
"description": "Bank 3 user I/O, differential pair 04 positive."
},
{
"number": "11",
"name": "IO_L04N_3/VREF_3",
"type": "bidirectional",
"description": "Bank 3 user I/O or reference voltage input for bank 3 (all VREF_3 pins must be connected if used)."
},
{
"number": "12",
"name": "IO_L05P_3/LHCLK0",
"type": "bidirectional",
"description": "Bank 3 user I/O or left-half clock input LHCLK0."
},
{
"number": "13",
"name": "IO_L05N_3/LHCLK1",
"type": "bidirectional",
"description": "Bank 3 user I/O or left-half clock input LHCLK1."
},
{
"number": "14",
"name": "VCCO_3",
"type": "power_in",
"description": "Output voltage supply for I/O bank 3; sets input threshold for some I/O standards."
},
{
"number": "15",
"name": "IO_L06P_3/LHCLK2",
"type": "bidirectional",
"description": "Bank 3 user I/O or left-half clock input LHCLK2."
},
{
"number": "16",
"name": "IO_L06N_3/IRDY2/LHCLK3",
"type": "bidirectional",
"description": "Bank 3 user I/O, PCI IRDY2 or left-half clock input LHCLK3."
},
{
"number": "17",
"name": "GND",
"type": "power_in",
"description": "Dedicated ground pin; all GND pins must be connected."
},
{
"number": "18",
"name": "IO_L07P_3/LHCLK4",
"type": "bidirectional",
"description": "Bank 3 user I/O or left-half clock input LHCLK4."
},
{
"number": "19",
"name": "IO_L08P_3/TRDY2/LHCLK6",
"type": "bidirectional",
"description": "Bank 3 user I/O, PCI TRDY2 or left-half clock input LHCLK6."
},
{
"number": "20",
"name": "IO_L07N_3/LHCLK5",
"type": "bidirectional",
"description": "Bank 3 user I/O or left-half clock input LHCLK5."
},
{
"number": "21",
"name": "IO_L08N_3/LHCLK7",
"type": "bidirectional",
"description": "Bank 3 user I/O or left-half clock input LHCLK7."
},
{
"number": "22",
"name": "VCCINT",
"type": "power_in",
"description": "Internal core logic supply, must be connected to +1.2V."
},
{
"number": "23",
"name": "VCCO_3",
"type": "power_in",
"description": "Output voltage supply for I/O bank 3; sets input threshold for some I/O standards."
},
{
"number": "24",
"name": "IO_L09P_3",
"type": "bidirectional",
"description": "Bank 3 user I/O, differential pair 09 positive."
},
{
"number": "25",
"name": "IO_L09N_3",
"type": "bidirectional",
"description": "Bank 3 user I/O, differential pair 09 negative."
},
{
"number": "26",
"name": "GND",
"type": "power_in",
"description": "Dedicated ground pin; all GND pins must be connected."
},
{
"number": "27",
"name": "IO_L10P_3",
"type": "bidirectional",
"description": "Bank 3 user I/O, differential pair 10 positive."
},
{
"number": "28",
"name": "IO_L11P_3",
"type": "bidirectional",
"description": "Bank 3 user I/O, differential pair 11 positive."
},
{
"number": "29",
"name": "IO_L10N_3",
"type": "bidirectional",
"description": "Bank 3 user I/O, differential pair 10 negative."
},
{
"number": "30",
"name": "IO_L11N_3",
"type": "bidirectional",
"description": "Bank 3 user I/O, differential pair 11 negative."
},
{
"number": "31",
"name": "IO_L12P_3",
"type": "bidirectional",
"description": "Bank 3 user I/O, differential pair 12 positive."
},
{
"number": "32",
"name": "IO_L12N_3",
"type": "bidirectional",
"description": "Bank 3 user I/O, differential pair 12 negative."
},
{
"number": "33",
"name": "IP_L13P_3",
"type": "input",
"description": "Bank 3 input-only pin with no output structure, differential pair 13 positive."
},
{
"number": "34",
"name": "GND",
"type": "power_in",
"description": "Dedicated ground pin; all GND pins must be connected."
},
{
"number": "35",
"name": "IP_L13N_3/VREF_3",
"type": "input",
"description": "Bank 3 input-only pin or reference voltage input for bank 3."
},
{
"number": "36",
"name": "VCCAUX",
"type": "power_in",
"description": "Auxiliary supply, must be connected to +3.3V; also powers the in-system Flash."
},
{
"number": "37",
"name": "IO_L01P_2/M1",
"type": "bidirectional",
"description": "Dual-purpose configuration mode select M1, then user I/O in bank 2."
},
{
"number": "38",
"name": "IO_L01N_2/M0",
"type": "bidirectional",
"description": "Dual-purpose configuration mode select M0, then user I/O in bank 2."
},
{
"number": "39",
"name": "IO_L02P_2/M2",
"type": "bidirectional",
"description": "Dual-purpose configuration mode select M2, then user I/O in bank 2."
},
{
"number": "40",
"name": "VCCO_2",
"type": "power_in",
"description": "Output voltage supply for I/O bank 2; sets input threshold for some I/O standards."
},
{
"number": "41",
"name": "IO_L02N_2/CSO_B",
"type": "bidirectional",
"description": "Dual-purpose configuration chip-select output CSO_B, then user I/O in bank 2."
},
{
"number": "42",
"name": "IO_L03P_2/RDWR_B",
"type": "bidirectional",
"description": "Dual-purpose Slave Parallel read/write control RDWR_B, then user I/O in bank 2."
},
{
"number": "43",
"name": "IO_L04P_2/VS2",
"type": "bidirectional",
"description": "Dual-purpose variant select VS2, then user I/O in bank 2."
},
{
"number": "44",
"name": "IO_L03N_2/VS1",
"type": "bidirectional",
"description": "Dual-purpose variant select VS1, then user I/O in bank 2."
},
{
"number": "45",
"name": "IO_L04N_2/VS0",
"type": "bidirectional",
"description": "Dual-purpose variant select VS0, then user I/O in bank 2."
},
{
"number": "46",
"name": "IO_L05P_2",
"type": "bidirectional",
"description": "Bank 2 user I/O, differential pair 05 positive."
},
{
"number": "47",
"name": "IO_L06P_2",
"type": "bidirectional",
"description": "Bank 2 user I/O, differential pair 06 positive."
},
{
"number": "48",
"name": "IO_L05N_2/D7",
"type": "bidirectional",
"description": "Dual-purpose configuration data bit D7, then user I/O in bank 2."
},
{
"number": "49",
"name": "IO_L06N_2/D6",
"type": "bidirectional",
"description": "Dual-purpose configuration data bit D6, then user I/O in bank 2."
},
{
"number": "50",
"name": "IO_L07P_2/D5",
"type": "bidirectional",
"description": "Dual-purpose configuration data bit D5, then user I/O in bank 2."
},
{
"number": "51",
"name": "IO_L07N_2/D4",
"type": "bidirectional",
"description": "Dual-purpose configuration data bit D4, then user I/O in bank 2."
},
{
"number": "52",
"name": "VCCINT",
"type": "power_in",
"description": "Internal core logic supply, must be connected to +1.2V."
},
{
"number": "53",
"name": "IP_2/VREF_2",
"type": "input",
"description": "Bank 2 input-only pin or reference voltage input for bank 2."
},
{
"number": "54",
"name": "IO_L08P_2/GCLK14",
"type": "bidirectional",
"description": "Bank 2 user I/O or global clock input GCLK14."
},
{
"number": "55",
"name": "IO_L08N_2/GCLK15",
"type": "bidirectional",
"description": "Bank 2 user I/O or global clock input GCLK15."
},
{
"number": "56",
"name": "GND",
"type": "power_in",
"description": "Dedicated ground pin; all GND pins must be connected."
},
{
"number": "57",
"name": "IO_L09P_2/GCLK0",
"type": "bidirectional",
"description": "Bank 2 user I/O or global clock input GCLK0."
},
{
"number": "58",
"name": "IO_L10P_2/GCLK2",
"type": "bidirectional",
"description": "Bank 2 user I/O or global clock input GCLK2."
},
{
"number": "59",
"name": "IO_L09N_2/GCLK1",
"type": "bidirectional",
"description": "Bank 2 user I/O or global clock input GCLK1."
},
{
"number": "60",
"name": "IO_L10N_2/GCLK3",
"type": "bidirectional",
"description": "Bank 2 user I/O or global clock input GCLK3."
},
{
"number": "61",
"name": "VCCO_2",
"type": "power_in",
"description": "Output voltage supply for I/O bank 2; sets input threshold for some I/O standards."
},
{
"number": "62",
"name": "IO_2/MOSI/CSI_B",
"type": "bidirectional",
"description": "Dual-purpose SPI MOSI / Slave Parallel chip select CSI_B, then user I/O in bank 2."
},
{
"number": "63",
"name": "IO_L11P_2/AWAKE",
"type": "bidirectional",
"description": "Suspend-mode status pin AWAKE; usable as user I/O unless Suspend mode is enabled."
},
{
"number": "64",
"name": "IO_L11N_2/DOUT",
"type": "bidirectional",
"description": "Dual-purpose serial configuration data output DOUT, then user I/O in bank 2."
},
{
"number": "65",
"name": "GND",
"type": "power_in",
"description": "Dedicated ground pin; all GND pins must be connected."
},
{
"number": "66",
"name": "VCCAUX",
"type": "power_in",
"description": "Auxiliary supply, must be connected to +3.3V; also powers the in-system Flash."
},
{
"number": "67",
"name": "IO_L12P_2/INIT_B",
"type": "bidirectional",
"description": "Dual-purpose configuration initialization INIT_B, then user I/O in bank 2."
},
{
"number": "68",
"name": "IO_L12N_2/D3",
"type": "bidirectional",
"description": "Dual-purpose configuration data bit D3, then user I/O in bank 2."
},
{
"number": "69",
"name": "IO_L13P_2/D2",
"type": "bidirectional",
"description": "Dual-purpose configuration data bit D2, then user I/O in bank 2."
},
{
"number": "70",
"name": "IO_L14P_2/D1",
"type": "bidirectional",
"description": "Dual-purpose configuration data bit D1, then user I/O in bank 2."
},
{
"number": "71",
"name": "IO_L13N_2/D0/DIN/MISO",
"type": "bidirectional",
"description": "Dual-purpose configuration data D0/DIN/MISO, then user I/O in bank 2."
},
{
"number": "72",
"name": "IO_L14N_2/CCLK",
"type": "bidirectional",
"description": "Dual-purpose configuration clock CCLK, then user I/O in bank 2."
},
{
"number": "73",
"name": "DONE",
"type": "bidirectional",
"description": "Dedicated configuration pin indicating configuration is finished, powered by VCCAUX."
},
{
"number": "74",
"name": "SUSPEND",
"type": "input",
"description": "Dedicated Suspend mode control pin, powered by VCCAUX."
},
{
"number": "75",
"name": "IO_L02P_1/LDC1",
"type": "bidirectional",
"description": "Dual-purpose configuration pin LDC1, then user I/O in bank 1."
},
{
"number": "76",
"name": "IO_L01P_1/HDC",
"type": "bidirectional",
"description": "Dual-purpose configuration pin HDC, then user I/O in bank 1."
},
{
"number": "77",
"name": "IO_L02N_1/LDC0",
"type": "bidirectional",
"description": "Dual-purpose configuration pin LDC0, then user I/O in bank 1."
},
{
"number": "78",
"name": "IO_L01N_1/LDC2",
"type": "bidirectional",
"description": "Dual-purpose configuration pin LDC2, then user I/O in bank 1."
},
{
"number": "79",
"name": "IO_1",
"type": "bidirectional",
"description": "Bank 1 unrestricted general-purpose user I/O."
},
{
"number": "80",
"name": "IP_1/VREF_1",
"type": "input",
"description": "Bank 1 input-only pin or reference voltage input for bank 1."
},
{
"number": "81",
"name": "GND",
"type": "power_in",
"description": "Dedicated ground pin; all GND pins must be connected."
},
{
"number": "82",
"name": "IO_L03P_1",
"type": "bidirectional",
"description": "Bank 1 user I/O, differential pair 03 positive."
},
{
"number": "83",
"name": "IO_L04P_1/RHCLK0",
"type": "bidirectional",
"description": "Bank 1 user I/O or right-half clock input RHCLK0."
},
{
"number": "84",
"name": "IO_L03N_1",
"type": "bidirectional",
"description": "Bank 1 user I/O, differential pair 03 negative."
},
{
"number": "85",
"name": "IO_L04N_1/RHCLK1",
"type": "bidirectional",
"description": "Bank 1 user I/O or right-half clock input RHCLK1."
},
{
"number": "86",
"name": "VCCO_1",
"type": "power_in",
"description": "Output voltage supply for I/O bank 1; sets input threshold for some I/O standards."
},
{
"number": "87",
"name": "IO_L05P_1/RHCLK2",
"type": "bidirectional",
"description": "Bank 1 user I/O or right-half clock input RHCLK2."
},
{
"number": "88",
"name": "IO_L05N_1/TRDY1/RHCLK3",
"type": "bidirectional",
"description": "Bank 1 user I/O, PCI TRDY1 or right-half clock input RHCLK3."
},
{
"number": "89",
"name": "GND",
"type": "power_in",
"description": "Dedicated ground pin; all GND pins must be connected."
},
{
"number": "90",
"name": "IO_L06P_1/RHCLK4",
"type": "bidirectional",
"description": "Bank 1 user I/O or right-half clock input RHCLK4."
},
{
"number": "91",
"name": "IO_L07P_1/IRDY1/RHCLK6",
"type": "bidirectional",
"description": "Bank 1 user I/O, PCI IRDY1 or right-half clock input RHCLK6."
},
{
"number": "92",
"name": "IO_L06N_1/RHCLK5",
"type": "bidirectional",
"description": "Bank 1 user I/O or right-half clock input RHCLK5."
},
{
"number": "93",
"name": "IO_L07N_1/RHCLK7",
"type": "bidirectional",
"description": "Bank 1 user I/O or right-half clock input RHCLK7."
},
{
"number": "94",
"name": "VCCINT",
"type": "power_in",
"description": "Internal core logic supply, must be connected to +1.2V."
},
{
"number": "95",
"name": "VCCO_1",
"type": "power_in",
"description": "Output voltage supply for I/O bank 1; sets input threshold for some I/O standards."
},
{
"number": "96",
"name": "IO_L08P_1",
"type": "bidirectional",
"description": "Bank 1 user I/O, differential pair 08 positive."
},
{
"number": "97",
"name": "IP_1/VREF_1",
"type": "input",
"description": "Bank 1 input-only pin or reference voltage input for bank 1."
},
{
"number": "98",
"name": "IO_L08N_1",
"type": "bidirectional",
"description": "Bank 1 user I/O, differential pair 08 negative."
},
{
"number": "99",
"name": "IO_L09P_1",
"type": "bidirectional",
"description": "Bank 1 user I/O, differential pair 09 positive."
},
{
"number": "100",
"name": "GND",
"type": "power_in",
"description": "Dedicated ground pin; all GND pins must be connected."
},
{
"number": "101",
"name": "IO_L09N_1",
"type": "bidirectional",
"description": "Bank 1 user I/O, differential pair 09 negative."
},
{
"number": "102",
"name": "IO_L10P_1",
"type": "bidirectional",
"description": "Bank 1 user I/O, differential pair 10 positive."
},
{
"number": "103",
"name": "IO_L11P_1",
"type": "bidirectional",
"description": "Bank 1 user I/O, differential pair 11 positive."
},
{
"number": "104",
"name": "IO_L10N_1",
"type": "bidirectional",
"description": "Bank 1 user I/O, differential pair 10 negative."
},
{
"number": "105",
"name": "IO_L11N_1",
"type": "bidirectional",
"description": "Bank 1 user I/O, differential pair 11 negative."
},
{
"number": "106",
"name": "GND",
"type": "power_in",
"description": "Dedicated ground pin; all GND pins must be connected."
},
{
"number": "107",
"name": "TDO",
"type": "output",
"description": "Dedicated JTAG test data output pin, powered by VCCAUX."
},
{
"number": "108",
"name": "VCCAUX",
"type": "power_in",
"description": "Auxiliary supply, must be connected to +3.3V; also powers the in-system Flash."
},
{
"number": "109",
"name": "TCK",
"type": "input",
"description": "Dedicated JTAG test clock pin, powered by VCCAUX."
},
{
"number": "110",
"name": "IO_L01P_0",
"type": "bidirectional",
"description": "Bank 0 user I/O, differential pair 01 positive."
},
{
"number": "111",
"name": "IO_L01N_0",
"type": "bidirectional",
"description": "Bank 0 user I/O, differential pair 01 negative."
},
{
"number": "112",
"name": "IO_L02P_0/VREF_0",
"type": "bidirectional",
"description": "Bank 0 user I/O or reference voltage input for bank 0."
},
{
"number": "113",
"name": "IO_L02N_0",
"type": "bidirectional",
"description": "Bank 0 user I/O, differential pair 02 negative."
},
{
"number": "114",
"name": "IO_L04P_0",
"type": "bidirectional",
"description": "Bank 0 user I/O, differential pair 04 positive."
},
{
"number": "115",
"name": "IO_L03P_0",
"type": "bidirectional",
"description": "Bank 0 user I/O, differential pair 03 positive."
},
{
"number": "116",
"name": "IO_L04N_0",
"type": "bidirectional",
"description": "Bank 0 user I/O, differential pair 04 negative."
},
{
"number": "117",
"name": "IO_L03N_0",
"type": "bidirectional",
"description": "Bank 0 user I/O, differential pair 03 negative."
},
{
"number": "118",
"name": "GND",
"type": "power_in",
"description": "Dedicated ground pin; all GND pins must be connected."
},
{
"number": "119",
"name": "VCCO_0",
"type": "power_in",
"description": "Output voltage supply for I/O bank 0; sets input threshold for some I/O standards."
},
{
"number": "120",
"name": "IO_L05P_0",
"type": "bidirectional",
"description": "Bank 0 user I/O, differential pair 05 positive."
},
{
"number": "121",
"name": "IO_L05N_0",
"type": "bidirectional",
"description": "Bank 0 user I/O, differential pair 05 negative."
},
{
"number": "122",
"name": "VCCINT",
"type": "power_in",
"description": "Internal core logic supply, must be connected to +1.2V."
},
{
"number": "123",
"name": "IP_0/VREF_0",
"type": "input",
"description": "Bank 0 input-only pin or reference voltage input for bank 0."
},
{
"number": "124",
"name": "IO_L06P_0/GCLK4",
"type": "bidirectional",
"description": "Bank 0 user I/O or global clock input GCLK4."
},
{
"number": "125",
"name": "IO_L07P_0/GCLK6",
"type": "bidirectional",
"description": "Bank 0 user I/O or global clock input GCLK6."
},
{
"number": "126",
"name": "IO_L06N_0/GCLK5",
"type": "bidirectional",
"description": "Bank 0 user I/O or global clock input GCLK5."
},
{
"number": "127",
"name": "IO_L07N_0/GCLK7",
"type": "bidirectional",
"description": "Bank 0 user I/O or global clock input GCLK7."
},
{
"number": "128",
"name": "GND",
"type": "power_in",
"description": "Dedicated ground pin; all GND pins must be connected."
},
{
"number": "129",
"name": "IO_L08P_0/GCLK8",
"type": "bidirectional",
"description": "Bank 0 user I/O or global clock input GCLK8."
},
{
"number": "130",
"name": "IO_L09P_0/GCLK10",
"type": "bidirectional",
"description": "Bank 0 user I/O or global clock input GCLK10."
},
{
"number": "131",
"name": "IO_L08N_0/GCLK9",
"type": "bidirectional",
"description": "Bank 0 user I/O or global clock input GCLK9."
},
{
"number": "132",
"name": "IO_L09N_0/GCLK11",
"type": "bidirectional",
"description": "Bank 0 user I/O or global clock input GCLK11."
},
{
"number": "133",
"name": "VCCAUX",
"type": "power_in",
"description": "Auxiliary supply, must be connected to +3.3V; also powers the in-system Flash."
},
{
"number": "134",
"name": "IO_L10P_0",
"type": "bidirectional",
"description": "Bank 0 user I/O, differential pair 10 positive."
},
{
"number": "135",
"name": "IO_L10N_0",
"type": "bidirectional",
"description": "Bank 0 user I/O, differential pair 10 negative."
},
{
"number": "136",
"name": "VCCO_0",
"type": "power_in",
"description": "Output voltage supply for I/O bank 0; sets input threshold for some I/O standards."
},
{
"number": "137",
"name": "GND",
"type": "power_in",
"description": "Dedicated ground pin; all GND pins must be connected."
},
{
"number": "138",
"name": "IO_L11P_0",
"type": "bidirectional",
"description": "Bank 0 user I/O, differential pair 11 positive."
},
{
"number": "139",
"name": "IO_L11N_0",
"type": "bidirectional",
"description": "Bank 0 user I/O, differential pair 11 negative."
},
{
"number": "140",
"name": "IP_0",
"type": "input",
"description": "Bank 0 unrestricted general-purpose input-only pin."
},
{
"number": "141",
"name": "IO_L12P_0/VREF_0",
"type": "bidirectional",
"description": "Bank 0 user I/O or reference voltage input for bank 0."
},
{
"number": "142",
"name": "IO_0",
"type": "bidirectional",
"description": "Bank 0 unrestricted general-purpose user I/O."
},
{
"number": "143",
"name": "IO_L12N_0/PUDC_B",
"type": "bidirectional",
"description": "Dual-purpose pull-up during configuration control PUDC_B, then user I/O in bank 0."
},
{
"number": "144",
"name": "PROG_B",
"type": "input",
"description": "Dedicated configuration pin that initiates (re)configuration, powered by VCCAUX."
}
],
"provenance": {
"extractor": "extract_pins 0.3",
"factory_chain": {
"factory": "2.0.0",
"extractor": "extract_pins 0.3",
"primary_model": "claude-sonnet-5-5",
"primary_mode": "text",
"consensus_model": "claude-sonnet-5-5",
"consensus": "agreed",
"guards": "pin_guards 0.1: passed",
"guard_notes": [
"extractor flagged: Pin directions for DONE, SUSPEND, AWAKE, and the multi-function configuration pins are assigned by f; Pin descriptions for dual-purpose configuration pins are summarised from pin names and Table 62. The",
"55/144 pins cited to the wrong page (name found elsewhere): ['37:IO_L01P_2/M1@p75', '39:IO_L02P_2/M2@p75', '41:IO_L02N_2/CSO_B@p75', '44:IO_L03N_2/VS1@p75']"
],
"pages_sent": 66,
"cost_usd": 1.0604,
"at": "2026-10-23T03:32:23"
},
"datasheet": {
"url": "https://datasheet.lcsc.com/datasheet/pdf/d82cffc14960a26c57f30af5c47da63c.pdf",
"pages": 123,
"sha256": "4dea04fc9a722b3e",
"source_tier": "lcsc"
},
"cad": "KiCad official (CC-BY-SA 4.0)",
"pins": {
"total": 144,
"described": 144,
"cites_pages": true,
"refuses_to_fabricate": true
}
},
"viewers": {
"symbol": "viewers/symbol.html",
"footprint": "viewers/footprint.html"
},
"models_3d": [
{
"file": "xc3s50an-4tqg144c.step",
"role": "plain",
"up": "Z",
"units": "mm",
"origin": "footprint origin = pad-pattern centre",
"seat": "z = 0",
"extents_mm": [
22.0,
22.0,
1.1
],
"zmin_mm": 0.0,
"centre_offset_mm": 0.0,
"footprint_binding": "identity",
"sha256": "04375074474c94e835558669f44d0989e234e983d3964161956a27bc675357d1",
"checked": "2026-10-23",
"checked_by": "factory/step_pose.py (Z-up, origin, seat, binding)"
},
{
"file": "xc3s50an-4tqg144c-etched.step",
"role": "eda",
"up": "Z",
"units": "mm",
"origin": "footprint origin = pad-pattern centre",
"seat": "z = 0",
"extents_mm": [
22.0,
22.0,
1.1
],
"zmin_mm": 0.0,
"centre_offset_mm": 0.0,
"footprint_binding": "identity",
"sha256": "f2937045f8ecd54b2cdee8e2a67f887f75d211cdbfe7a4ea97c827fdaf631677",
"checked": "2026-10-23",
"checked_by": "factory/step_pose.py (Z-up, origin, seat, binding)"
}
]
}
}