component
WM8761CBGED
Public Made by Adomby adom
Cirrus Logic Digital To Analog Converters (DACs), SOIC-14. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.
main
123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546547548549550551552553554555556557558559560561562563564565566567568569570571572573574575576577578579580581582583584585586587588589590591592593594595596597598599600601602603604605606607608609610611612613614615616617618619620621622623624625626627628629630631632633634635636637638639640641642643644645646647648649650651652653
{
"schema_version": 1,
"type": "component",
"slug": "wm8761cbged",
"title": "WM8761CBGED",
"brief": "Cirrus Logic Digital To Analog Converters (DACs), SOIC-14. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.",
"version": "0.1.0",
"license": "CC-BY-SA-4.0",
"tags": [
"component",
"adc-dac-data conversion",
"wm8761cbged",
"factory-2.0.0",
"extractor-text"
],
"component": {
"mpn": "WM8761CBGED",
"manufacturer": "Cirrus Logic",
"package": "SOIC-14",
"pin_count": 14,
"category": "ADC/DAC/Data Conversion",
"subcategory": "Digital To Analog Converters (DACs)",
"datasheet": "https://datasheet.lcsc.com/datasheet/pdf/1b185dc6cd8fd7af591337208b97ab2b.pdf",
"parts": {
"symbol": "wm8761cbged.kicad_sym",
"footprint": "wm8761cbged.kicad_mod",
"model_3d": "wm8761cbged-hero.glb",
"model_3d_plain": "wm8761cbged-etched.glb",
"model_3d_step": "wm8761cbged-etched.step",
"model_3d_step_plain": "wm8761cbged.step",
"lbr": "wm8761cbged.lbr"
},
"distributor_links": {
"lcsc": "C2667093",
"digikey": "WM8761CBGED-ND",
"mouser": "238-WM8761CBGED"
},
"distributor_check": {
"checked_at": "2026-10-31T09:30:15Z",
"source": "Component Ocean /api/assign-pns",
"digikey": {
"pn": "WM8761CBGED-ND",
"status": "found",
"lifecycle": "Obsolete"
},
"mouser": {
"pn": "238-WM8761CBGED",
"status": "found",
"lifecycle": "Obsolete"
}
},
"pins": [
{
"number": "1",
"name": "LRCIN",
"type": "input",
"description": "Sample rate (left/right) clock input with Schmitt trigger buffer; an LRCIN of 4 BCKINs or less duration selects DSP format."
},
{
"number": "2",
"name": "DIN",
"type": "input",
"description": "Serial audio data input with Schmitt trigger buffer."
},
{
"number": "3",
"name": "BCKIN",
"type": "input",
"description": "Bit clock input with Schmitt trigger buffer; minimum cycle time 40ns."
},
{
"number": "4",
"name": "NC",
"type": "unconnected",
"description": "No internal connection."
},
{
"number": "5",
"name": "CAP",
"type": "passive",
"description": "Analogue internal reference at VDD/2, to be decoupled with 10uF and 0.1uF capacitors."
},
{
"number": "6",
"name": "VOUTR",
"type": "output",
"description": "Right channel DAC output, 1.1 Vrms at 0dBFS into 10k load with VDD = 5V."
},
{
"number": "7",
"name": "GND",
"type": "power_in",
"description": "Negative supply (ground)."
},
{
"number": "8",
"name": "VDD",
"type": "power_in",
"description": "Positive supply, 2.7V to 5.5V."
},
{
"number": "9",
"name": "VOUTL",
"type": "output",
"description": "Left channel DAC output, 1.1 Vrms at 0dBFS into 10k load with VDD = 5V."
},
{
"number": "10",
"name": "MUTE",
"type": "bidirectional",
"description": "Soft mute control with internal pull down: high = mute on, low = mute off, high impedance = automute (pin indicates automuted state through 10k)."
},
{
"number": "11",
"name": "NC",
"type": "unconnected",
"description": "No internal connection."
},
{
"number": "12",
"name": "DEEMPH",
"type": "input",
"description": "De-emphasis select with internal pull up: high = de-emphasis on, low = off."
},
{
"number": "13",
"name": "FORMAT",
"type": "input",
"description": "Data input format select with internal pull up: low = 24-bit right justified or DSP 'late', high = 16-24-bit I2S or DSP 'early'."
},
{
"number": "14",
"name": "MCLK",
"type": "input",
"description": "Master clock input, 128fs to 768fs, max 50MHz; stopping MCLK powers the device down."
}
],
"provenance": {
"extractor": "extract_pins 0.3",
"factory_chain": {
"factory": "2.0.0",
"extractor": "extract_pins 0.3",
"primary_model": "claude-sonnet-5-5",
"primary_mode": "text",
"consensus_model": "claude-sonnet-5-5",
"consensus": "agreed",
"guards": "pin_guards 0.1: passed",
"guard_notes": [
"extractor flagged: MPN WM8761CBGED does not appear in this datasheet's ordering table (only WM8761CGED and WM8761CGED/R; CAP is described as 'Analogue output' but is a reference decoupling node that can optionally be driv; MUTE acts as input and as automute output, so it is classified bidirectional."
],
"pages_sent": 23,
"cost_usd": 0.1719,
"at": "2026-10-31T09:30:05"
},
"datasheet": {
"url": "https://datasheet.lcsc.com/datasheet/pdf/1b185dc6cd8fd7af591337208b97ab2b.pdf",
"pages": 23,
"sha256": "dc529268faf1ead9",
"source_tier": "lcsc"
},
"cad": "KiCad official (CC-BY-SA 4.0)",
"pins": {
"total": 14,
"described": 14,
"cites_pages": true,
"refuses_to_fabricate": true
}
},
"viewers": {
"symbol": "viewers/symbol.html",
"footprint": "viewers/footprint.html"
},
"models_3d": [
{
"file": "wm8761cbged.step",
"role": "plain",
"up": "Z",
"units": "mm",
"origin": "footprint origin = pad-pattern centre",
"seat": "z = 0",
"extents_mm": [
6,
8.7,
1.75
],
"zmin_mm": 0,
"centre_offset_mm": 0,
"footprint_binding": "identity",
"sha256": "3b9a775da256c8afcc28dcddfbc2eb3f266107fe61ce8446d96f2c52b6f44a70",
"checked": "2026-10-31",
"checked_by": "factory/step_pose.py (Z-up, origin, seat, binding)"
},
{
"file": "wm8761cbged-etched.step",
"role": "eda",
"up": "Z",
"units": "mm",
"origin": "footprint origin = pad-pattern centre",
"seat": "z = 0",
"extents_mm": [
6,
8.7,
1.75
],
"zmin_mm": 0,
"centre_offset_mm": 0,
"footprint_binding": "identity",
"sha256": "303047092f90b94fb57a28124545f5c3905fa6286faaf62f1b92d80522c49a6f",
"checked": "2026-10-31",
"checked_by": "factory/step_pose.py (Z-up, origin, seat, binding)"
}
],
"package_dims": {
"package_code": "DM001.C",
"source_page": 21,
"D": {
"nom_mm": 8.65,
"range_mm": [
8.55,
8.75
]
},
"E1": {
"nom_mm": 3.9,
"range_mm": [
3.8,
4
]
},
"E": {
"nom_mm": 6,
"range_mm": [
5.8,
6.2
]
},
"e": {
"nom_mm": 1.27,
"range_mm": [
null,
null
]
},
"A": {
"nom_mm": 1.55,
"range_mm": [
1.35,
1.75
]
},
"source": "datasheet package drawing, every number found on its page (extract_pins --task dims)",
"model_check": {
"file": "wm8761cbged.step",
"verdict": "PASS",
"reasons": [
"height and body within the datasheet's package drawing"
],
"by": "factory/package_fit.py"
}
}
},
"metadata": {
"specs": {
"Manufacturer": "Cirrus Logic",
"Package": "SOIC-14",
"Category": "ADC/DAC/Data Conversion",
"Pins": "14"
},
"characteristics": {
"version": 1,
"source": "datasheet",
"datasheet_sha256": "dc529268faf1ead9fdeccb0b7ea7156b251c0e34546a1fcac0dd09ae776d7830",
"rows": [
{
"name": "Supply voltage",
"symbol": "",
"kind": "absolute_maximum",
"unit": "V",
"min": -0.3,
"typ": null,
"max": 7,
"conditions": "",
"source_page": 5,
"source": "datasheet"
},
{
"name": "Voltage range digital inputs",
"symbol": "",
"kind": "absolute_maximum",
"unit": "V",
"min": -0.3,
"typ": null,
"max": 0.3,
"conditions": "GND -0.3V to VDD +0.3V (max printed as VDD +0.3V)",
"source_page": 5,
"source": "datasheet"
},
{
"name": "Master Clock Frequency",
"symbol": "",
"kind": "absolute_maximum",
"unit": "MHz",
"min": null,
"typ": null,
"max": 50,
"conditions": "",
"source_page": 5,
"source": "datasheet"
},
{
"name": "Operating temperature range",
"symbol": "TA",
"kind": "absolute_maximum",
"unit": "°C",
"min": -40,
"typ": null,
"max": 85,
"conditions": "",
"source_page": 5,
"source": "datasheet"
},
{
"name": "Storage temperature after soldering",
"symbol": "",
"kind": "absolute_maximum",
"unit": "°C",
"min": -65,
"typ": null,
"max": 150,
"conditions": "",
"source_page": 5,
"source": "datasheet"
},
{
"name": "Supply range",
"symbol": "VDD",
"kind": "recommended_operating",
"unit": "V",
"min": 2.7,
"typ": null,
"max": 5.5,
"conditions": "",
"source_page": 6,
"source": "datasheet"
},
{
"name": "Supply current",
"symbol": "",
"kind": "electrical",
"unit": "mA",
"min": null,
"typ": 27,
"max": null,
"conditions": "VDD = 5V",
"source_page": 6,
"source": "datasheet"
},
{
"name": "Supply current",
"symbol": "",
"kind": "electrical",
"unit": "mA",
"min": null,
"typ": 23,
"max": null,
"conditions": "VDD = 3.3V",
"source_page": 6,
"source": "datasheet"
},
{
"name": "Power down current",
"symbol": "",
"kind": "electrical",
"unit": "mA",
"min": null,
"typ": 0.5,
"max": null,
"conditions": "VDD=3.3V",
"source_page": 6,
"source": "datasheet"
},
{
"name": "Input LOW level",
"symbol": "VIL",
"kind": "electrical",
"unit": "V",
"min": null,
"typ": null,
"max": 0.8,
"conditions": "",
"source_page": 6,
"source": "datasheet"
},
{
"name": "Input HIGH level",
"symbol": "VIH",
"kind": "electrical",
"unit": "V",
"min": 2,
"typ": null,
"max": null,
"conditions": "",
"source_page": 6,
"source": "datasheet"
},
{
"name": "SNR A-weighted",
"symbol": "SNR",
"kind": "electrical",
"unit": "dB",
"min": 94,
"typ": 100,
"max": null,
"conditions": "A-weighted, @ fs = 48kHz",
"source_page": 6,
"source": "datasheet"
},
{
"name": "THD",
"symbol": "THD",
"kind": "electrical",
"unit": "dB",
"min": null,
"typ": -90,
"max": -85,
"conditions": "1kHz, 0dBFs",
"source_page": 6,
"source": "datasheet"
},
{
"name": "Dynamic Range",
"symbol": "",
"kind": "electrical",
"unit": "dB",
"min": 90,
"typ": 100,
"max": null,
"conditions": "1kHz, THD+N @ -60dBFs",
"source_page": 6,
"source": "datasheet"
},
{
"name": "Gain mismatch channel-to-channel",
"symbol": "",
"kind": "electrical",
"unit": "%FSR",
"min": null,
"typ": 1,
"max": null,
"conditions": "±1",
"source_page": 7,
"source": "datasheet"
},
{
"name": "Minimum resistance load",
"symbol": "",
"kind": "electrical",
"unit": "kΩ",
"min": 1,
"typ": null,
"max": null,
"conditions": "To midrail or a.c. coupled",
"source_page": 7,
"source": "datasheet"
},
{
"name": "Maximum capacitance load",
"symbol": "",
"kind": "electrical",
"unit": "pF",
"min": null,
"typ": null,
"max": 100,
"conditions": "5V or 3.3V",
"source_page": 7,
"source": "datasheet"
},
{
"name": "POR threshold",
"symbol": "",
"kind": "electrical",
"unit": "V",
"min": null,
"typ": 2.4,
"max": null,
"conditions": "",
"source_page": 7,
"source": "datasheet"
},
{
"name": "MCLK pulse width high",
"symbol": "tMCLKH",
"kind": "timing",
"unit": "ns",
"min": 8,
"typ": null,
"max": null,
"conditions": "",
"source_page": 8,
"source": "datasheet"
},
{
"name": "MCLK pulse width low",
"symbol": "tMCLKL",
"kind": "timing",
"unit": "ns",
"min": 8,
"typ": null,
"max": null,
"conditions": "",
"source_page": 8,
"source": "datasheet"
},
{
"name": "MCLK cycle time",
"symbol": "tMCLKY",
"kind": "timing",
"unit": "ns",
"min": 20,
"typ": null,
"max": null,
"conditions": "",
"source_page": 8,
"source": "datasheet"
},
{
"name": "BCKIN cycle time",
"symbol": "tBCY",
"kind": "timing",
"unit": "ns",
"min": 40,
"typ": null,
"max": null,
"conditions": "",
"source_page": 8,
"source": "datasheet"
},
{
"name": "BCKIN pulse width high",
"symbol": "tBCH",
"kind": "timing",
"unit": "ns",
"min": 16,
"typ": null,
"max": null,
"conditions": "",
"source_page": 8,
"source": "datasheet"
},
{
"name": "BCKIN pulse width low",
"symbol": "tBCL",
"kind": "timing",
"unit": "ns",
"min": 16,
"typ": null,
"max": null,
"conditions": "",
"source_page": 8,
"source": "datasheet"
},
{
"name": "LRCIN set-up time to BCKIN rising edge",
"symbol": "tLRSU",
"kind": "timing",
"unit": "ns",
"min": 8,
"typ": null,
"max": null,
"conditions": "",
"source_page": 8,
"source": "datasheet"
},
{
"name": "LRCIN hold time from BCKIN rising edge",
"symbol": "tLRH",
"kind": "timing",
"unit": "ns",
"min": 8,
"typ": null,
"max": null,
"conditions": "",
"source_page": 8,
"source": "datasheet"
},
{
"name": "DIN set-up time to BCKIN rising edge",
"symbol": "tDS",
"kind": "timing",
"unit": "ns",
"min": 8,
"typ": null,
"max": null,
"conditions": "",
"source_page": 8,
"source": "datasheet"
},
{
"name": "DIN hold time from BCKIN rising edge",
"symbol": "tDH",
"kind": "timing",
"unit": "ns",
"min": 8,
"typ": null,
"max": null,
"conditions": "",
"source_page": 8,
"source": "datasheet"
}
]
}
},
"variants": [],
"sections": [
"hero",
"viewers",
"readme",
"breadcrumbs",
"info"
],
"discovery_triggers": [
"wm8761cbged"
],
"discovery_pitch": "WM8761CBGED (Cirrus Logic) component page: datasheet pinout, KiCad symbol, footprint and 3D.",
"author": {
"name": "Ray",
"email": "[email protected]"
},
"dependencies": {},
"hero": {
"type": "image",
"path": "docs/hero.png"
},
"files": [
"page.json",
"README.md",
"wm8761cbged.kicad_sym",
"wm8761cbged.kicad_mod",
"wm8761cbged.glb",
"wm8761cbged.step",
"wm8761cbged.lbr",
"docs/hero.png",
"docs/wm8761cbged-datasheet.pdf",
"viewers/symbol.html",
"viewers/footprint.html",
"wm8761cbged-hero.glb",
"wm8761cbged-hero.overlay.json",
"wm8761cbged-etched.glb"
],
"visibility": {
"public": true
}
}