main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs Publish 0.1.0 · Ray 3h ago
viewers vp3481msg10-a: viewers · Ray 3h ago
package.json Publish 0.1.0 · Ray 3h ago
page.json Set visibility: public · Ray 3h ago
README.md Publish 0.1.0 · Ray 3h ago
vp3481msg10-a-etched.glb Publish 0.1.0 · Ray 3h ago
vp3481msg10-a-etched.step vp3481msg10-a: factory component page (tier=lcsc) · Ray 3h ago
vp3481msg10-a-hero.glb vp3481msg10-a: hero GLB from the etched model (keeps the MPN mark) · Ray 3h ago
vp3481msg10-a-hero.overlay.json Publish 0.1.0 · Ray 3h ago
vp3481msg10-a.glb Publish 0.1.0 · Ray 3h ago
vp3481msg10-a.kicad_mod Publish 0.1.0 · Ray 3h ago
vp3481msg10-a.kicad_sym Publish 0.1.0 · Ray 3h ago
vp3481msg10-a.lbr Publish 0.1.0 · Ray 3h ago
vp3481msg10-a.step Publish 0.1.0 · Ray 3h ago

VP3481MSG10-A

VIVA · DC-DC Converters · MSOP-10

VP3481MSG10-A from VIVA, in a MSOP-10. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 ISEN input Current sense input: an external resistor in series with ground sets the current limit, which activates when the voltage between ISEN and ground exceeds 230mV.
2 UVLO input Undervoltage lockout input: an external resistor divider sets the input voltage at which switching is enabled and the hysteresis at which it is disabled, compared against an internal 1.43V reference with a 4.5µA source current.
3 COMP input Error amplifier compensation pin, where an RC or C network is used for loop compensation.
4 FB input Output voltage feedback input from an external resistor divider, regulated to the internal 1.275V reference; overvoltage protection is triggered when FB rises to VFB+VOVP.
5 AGND power_in Analog ground, to be connected to the exposed pad.
6 FADJ input Frequency adjust, clock synchronization and shutdown pin: a resistor to ground sets the oscillator frequency (100kHz to 1MHz), an external clock can synchronize the device, and holding the pin high for 30µs or more shuts the device down.
7 PVSS power_in Power ground, to be connected to the exposed pad.
8 GATE output Gate drive output that connects to the gate of the external N-channel MOSFET.
9 VREG power_out Internal drive supply voltage that requires a bypass capacitor to ground (0.47µF to 4.7µF recommended) and must not be biased with an external power source.
10 IN power_in Power supply input, with a recommended operating supply voltage range of 2.97V to 40V.

Key specifications

Parameter Value
Manufacturer VIVA
Package MSOP-10
Category Power Management (PMIC)
Pins 10

Electrical characteristics

Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).

Parameter Symbol Min Typ Max Unit Conditions Page
Supply voltage range VIN -0.3 42 V 3
Low voltage range (COMP/UVLO/FB/FADJ/GATE) VLV -0.3 6 V 3
Regulator output pin range VCC(VREG) -0.3 5 V 3
Current sense pin range VISEN -0.4 0.6 V 3
Junction temperature MAX TJMAX 150 oC 3
Storage temperature range TSTG -65 150 oC 3
Electrostatic discharge, Human body model 2 kV Human body model 3
Electrostatic discharge, Machine model 200 V Machine model 3
Supply voltage VIN 2.97 40 V 3
Switching frequency range fOSC 0.1 1 MHz 3
Operating junction range TJ -40 125 oC 3
Feedback voltage VFB 1.236 1.313 V VCOMP=1.4V, 3V<VIN<40V, -40℃<TJ<125℃ 4
Under voltage lockout, ramp down VUVLO 1.345 1.517 V Ramp down 4
UVLO shutdown voltage VUVLOSD 0.55 0.7 0.82 V 4
Current sense threshold voltage VSENSE 120 200 mV VIN=12V, -40℃<TJ<125℃ 4
Overload current limit sense voltage VSC 160 350 mV VIN=12V, -40℃<TJ<125℃ 4
Output overvoltage protection VOVP 26 85 135 mV VCOMP=1.4V 5
Output overvoltage protection hysteresis VOVP(HYS) 28 70 106 mV VCOMP=1.4V 5
Error amplifier output current, source IEAO 470 950 μA Source, VCOMP = 1.4V, VFB = 0V, -40℃<TJ<125℃ 5
Error amplifier output current, sink IEAO 30 105 μA Sink, VCOMP = 1.4V, VFB = 1.4V, -40℃<TJ<125℃ 5
Error amplifier output voltage, upper limit VEAO 2.4 2.95 V Upper Limit: VFB=0V, COMP pin floating, -40℃<TJ<125℃ 5
Error amplifier output voltage, lower limit VEAO 0.32 0.9 V Lower Limit: VFB=1.4V, -40℃<TJ<125℃ 5
Soft start delay tSS 8.7 15 21.3 mS VFB = 1.2V, COMP pin floating 5
Oscillation frequency fOSC 0.125 0.2 MHz RFADJ=150kΩ, -40℃<TJ<125℃ 4
Voltage load regulation ΔVLOAD -0.5 0.5 %/A IEAO Source/Sink 4
Feedback voltage VFB 1.275 V VCOMP=1.4V, 3V<VIN<40V 4
Quiescent current in shutdown mode IQ 10 μA VFADJ=3V, VIN=12V 4
Quiescent current in shutdown mode IQ 15 μA VIN=12V, -40℃<TJ<125℃ 4
Quiescent current in shutdown mode IQ 5 μA VFADJ=3V, VIN=5V 4
Supply current ISUPPLY 3.3 mA RFADJ=150kΩ 4
High-side switch RDS(ON) RDS(ON) 4 Ω VIN=5V, IGATE=0.2A 4
Low-side switch RDS(ON) RDS(ON) 2 Ω VIN=5V, IGATE=0.2A 4
Error amplifier voltage gain AVOL 60 V/V VCOMP=1.4V, IEAO=100μA 4
Maximum GATE driving swing VGATE 5.2 V VIN≥5.8V 4
Oscillation frequency fOSC 0.146 MHz RFADJ=150kΩ 4
Maximum duty cycle DMAX 85 % RFADJ=150kΩ 4
Minimum on-time tMIN(ON) 571 nS 4
Current sense threshold voltage VSENSE 160 mV VIN=12V 4
Overload current limit sense voltage VSC 200 mV VIN=12V 4
Error amplifier output current, source IEAO 650 μA Source, VCOMP = 1.4V, VFB = 0V 5
Error amplifier output current, sink IEAO 57 μA Sink, VCOMP = 1.4V, VFB = 1.4V 5
Error amplifier output voltage, upper limit VEAO 2.65 V Upper Limit: VFB=0V, COMP pin floating 5
Error amplifier output voltage, lower limit VEAO 0.65 V Lower Limit: VFB=1.4V 5
Shutdown signal threshold on FADJ pin, High Level (SD) VSD 1.26 V Output=High Level (SD) 5
Shutdown signal threshold on FADJ pin, High Level (SD) VSD 1.4 V Output=High Level (SD), -40℃<TJ<125℃ 5
Shutdown signal threshold on FADJ pin, Low Level (EN) VSD 0.63 V Output=Low Level (EN) 5
Shutdown signal threshold on FADJ pin, Low Level (EN) VSD 0.4 V Output=Low Level (EN), -40℃<TJ<125℃ 5
GATE pin rising time tR 18 nS Cgs = 3000pF, VGATE = 0V to 3V 5
GATE pin falling time tF 12 nS Cgs = 3000pF, VGATE = 3V to 0V 5
Shutdown pin current ISD 10 μA FADJ pin VSD=0V 5
Thermal shutdown TSD 175 ℃ 5
Thermal resistance, junction to case (top) θJC(top) 46 oC/W MSOP package column 3
Thermal resistance, junction to air θJA 147 oC/W MSOP package column 3
Thermal resistance, junction to board θJB 81 oC/W MSOP package column 3
Junction-to-top characterization parameter ψJT 3 oC/W MSOP package column 3
Junction-to-board characterization parameter ψJB 77 oC/W MSOP package column 3

CAD (KiCad official)

  • Symbol: VP3481MSG10-A
  • Footprint: Package_SO:MSOP-10_3x3mm_P0.5mm
  • 3D model: MSOP-10 (KiCad packages3D, STEP)
  • 3D model files: vp3481msg10-a-etched.step / vp3481msg10-a-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); vp3481msg10-a.step / vp3481msg10-a.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: VIVA datasheet (19 pp, sha256 3ef87c4438cd76a5, retrieved 2026-10-17, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF