VL53L8CX
Public Made by Adomby adom
ST VL53L8CX low-power high-performance 8x8 multizone Time-of-Flight sensor, 400 cm, 65 deg diagonal FoV, I2C up to 1 MHz or SPI up to 3 MHz, 1.8 V core, optical LGA-16 6.4 x 3.0 x 1.75 mm. Pinout extracted from the datasheet, KiCad symbol with chip outline, footprint, Fusion library, manufacturer STEP (Z-up, FoV on/off, side-etched MPN) and provenance.
3D Model
Open in new tab ↗
Loads on click. Unloads only if this page sits in the background.
Symbol & Footprint
Schematic Symbol
Open full view ↗PCB Footprint
Open full view ↗Datasheet
Open in new tab ↗Contents
README
markdownVL53L8CX
STMicroelectronics · Time-of-Flight 8x8 multizone ranging sensor · Optical LGA-16 with liner, 6.4 x 3.0 x 1.75 mm
The VL53L8CX is the new-generation FlightSense multizone sensor: a higher-power 940 nm VCSEL and two metasurface lenses give up to 400 cm ranging over a 65 degree diagonal square field, with markedly better performance under ambient light and lower power than the VL53L5CX. It returns absolute distance for up to 8 x 8 zones at up to 60 Hz, with per-zone multitarget detection, motion indication and cover-glass crosstalk immunity above 60 cm, and can sit behind a dark cover glass. The host talks I2C (up to 1 MHz) or SPI (up to 3 MHz) for high frame rates and short boot; a 1.8 V core supply plus 3.3 V AVDD are required and IOVDD can be 1.2 V or 1.8 V. The pinout differs from the VL53L5CX/L7CX (SPI pins, SYNC, CORE_1V8), so it is not a drop-in replacement.
Order code VL53L8CXV0GC/1 (tape and reel, 3600 pcs minimum, DS14161 Rev 7 (August 2023) page 38). Datasheet: DS14161 Rev 7 (August 2023) (local copy: docs/vl53l8cx-datasheet.pdf). Product page: st.com.
Manufacturer and resources
Everything on this page traces back to STMicroelectronics. Start here for the original documents, software and CAD.
| Resource | Link | Why you need it |
|---|---|---|
| Product page (STMicroelectronics) | open | manufacturer authority: lifecycle, documentation, tools and the CAD Resources tab |
| Datasheet DS14161 | open | the source of every pin, spec and drawing on this page |
| User manual UM3109 (ULD driver and API) | open | how to talk to the sensor from firmware |
| Application note AN5897 (module integration, cover glass, reflow) | open | mechanical and optical integration rules |
| STSW-IMG040 ultra-lite driver (ULD) | open | ST's C driver package for this sensor |
| Evaluation kits SATEL-VL53L8 and X-NUCLEO-53L8A1 | open | breakout and Nucleo expansion boards from ST |
| CAD Resources tab (SamacSys and Ultra Librarian widgets) | open | where ST hosts the symbol, footprint and 3D model downloads |
| SamacSys entry for this part (Component Search Engine) | open | free CSE account; partID 17236813, 3D download is ga/model.php?fmt3d=stp&partID=17236813 |
Evaluation-kit and software part numbers are ST's names as listed with this product; the links are st.com searches so they stay valid when ST moves a document. Kept locally: the datasheet in docs/, the manufacturer 3D model in vendor/ (untouched bytes, sha256 in provenance/file-hashes.json).
Pinout
Source: DS14161 Rev 7 (August 2023) Table 3, page 6 to 7. Pad A1 is bottom-right in the top view (outline drawing); the footprint marks it with the chamfered corner and dot.
| Pad | Name | Type | Function |
|---|---|---|---|
| A1 | INT | open_collector | Interrupt output, defaults to open-drain (tristate); 47 kOhm pull-up to IOVDD required. |
| A2 | LPn | input | Enables communication. Logic 0 disables I2C communication in low-power mode, logic 1 enables it; used to change the I2C address in multi-device systems. If unused, or when using SPI, connect to IOVDD with a 47 kOhm pull-up. |
| A3 | IOVDD | power_in | 1.2 V or 1.8 V I/O supply. All digital signals are driven at IOVDD level. |
| A4 | SDA/MOSI | bidirectional | I2C: data (bidirectional), 2.2 kOhm pull-up to IOVDD required. SPI: main output, secondary input. |
| A5 | SCL/MCLK | input | I2C: clock (input), 2.2 kOhm pull-up to IOVDD required. SPI: main clock. |
| A6 | RSVD1 | passive | Reserved. Connect to ground. |
| A7 | RSVD2 | passive | Reserved. Connect to ground. |
| B1 | SYNC | bidirectional | General-purpose I/O, defaults to open-drain (tristate); 47 kOhm pull-up to IOVDD required. |
| B4 | THERMALPAD | power_in | Thermal pad. Connect to a ground plane for thermal conduction (AN5897). |
| B7 | CORE_1V8 | power_in | 1.8 V analog core supply. |
| C1 | SPI_I2C_N | input | I2C mode: low selects I2C, connect to GND with a 47 kOhm pull-down; also the I2C interface reset (toggle 0 to 1 to 0 resets the I2C target, not the sensor, see UM3109). SPI mode: connect to IOVDD with a 47 kOhm pull-up. |
| C2 | NCS | input | I2C: not used, connect to GND with a 47 kOhm pull-down. SPI: active-low chip select, 47 kOhm pull-up to IOVDD required. |
| C3 | GND | power_in | Ground. |
| C4 | AVDD | power_in | 3.3 V analog and VCSEL supply. |
| C5 | MISO | output | I2C: do not connect. SPI: main input, secondary output, push-pull driven at IOVDD level. |
| C6 | RSVD3 | passive | Reserved. Connect to ground. |
| C7 | GND | power_in | Ground. |
Key specifications
| Parameter | Value | Source |
|---|---|---|
| Zones | 4 x 4 or 8 x 8 (64 zones), per-zone multitarget detection and motion indicator | DS14161 Rev 7 (August 2023) page 1 |
| Ranging distance | up to 400 cm, enhanced under ambient light | DS14161 Rev 7 (August 2023) page 1 |
| Field of view | 65 degree diagonal, square (diffractive optics on emitter and receiver) | DS14161 Rev 7 (August 2023) page 1 |
| Frame rate | up to 60 Hz | DS14161 Rev 7 (August 2023) page 1 |
| Emitter | new-generation high-power 940 nm VCSEL with integrated driver, eye-safe Class 1 | DS14161 Rev 7 (August 2023) pages 1 to 2 |
| Interface | I2C up to 1 MHz or SPI up to 3 MHz (SPI_I2C_N selects) | DS14161 Rev 7 (August 2023) page 1; Table 3, pages 6 to 7 |
| AVDD | 3.3 V (3.13 to 3.47 V) analog and VCSEL supply | DS14161 Rev 7 (August 2023) Table 10, page 19 |
| CORE_1V8 | 1.8 V (1.62 to 1.98 V) analog core supply | DS14161 Rev 7 (August 2023) Table 10, page 19 |
| IOVDD | 1.2 V (1.08 to 1.32) or 1.8 V (1.62 to 1.98) I/O supply | DS14161 Rev 7 (August 2023) Table 10, page 19 |
| Operating temperature | -30 to 85 degrees C ambient | DS14161 Rev 7 (August 2023) Table 10, page 19 |
| Package | Optical LGA-16 with liner, 6.4 x 3.0 x 1.75 mm, single reflowable component, can be hidden behind dark cover glass | DS14161 Rev 7 (August 2023) page 1; outline drawing, pages 29 to 31 |
| Moisture sensitivity | MSL 3 (IPC/JEDEC J-STD-020) | DS14161 Rev 7 (August 2023) page 36 |
Sourcing
Snapshot 2026-09-18 (single-unit price, stock at that moment; re-check before ordering).
| Distributor | Part | Price @1 | Stock | Link |
|---|---|---|---|---|
| Mouser | 511-VL53L8CXV0GC/1 | $7.92 | 8,605 | open |
| DigiKey | 497-VL53L8CXV0GC/1-ND | see link | see link | open |
Packaging, handling and marking
- Tape and reel, EIA-481 carrier tape; orientation and pocket drawing on DS14161 Rev 7 (August 2023) page 33 to 34.
- Moisture sensitivity level 3 (IPC/JEDEC J-STD-020), DS14161 Rev 7 (August 2023) page 36. Handle with non-marring ESD-safe tweezers; never touch the optical windows.
- Device marking and the marking area on the cap: DS14161 Rev 7 (August 2023) page 33.
- Recommended solder pattern (the footprint here follows it pad for pad): DS14161 Rev 7 (August 2023) page 35.
- Reflow and cover-glass guidance: AN5897 (module integration, cover glass) and UM3109 (driver and API).
CAD
Everything below is Adom-authored from the datasheet and the manufacturer CAD, licensed CC-BY-4.0; the manufacturer's own files keep ST's and SamacSys's terms.
| File | What it is |
|---|---|
vl53l8cx.kicad_sym |
KiCad symbol, two-column layout with intelligent pin groups (Power, Ground, I2C, Control, Reserved) and the chip outline of this exact part baked in the body (adom-symbol 1.2.0). The MPN in the outline is on the side wall, the top face carries the emitter and receiver windows. |
vl53l8cx.kicad_mod |
KiCad footprint from the datasheet solder pattern (2 x 7 pads on 0.75 mm pitch, two side pads, thermal pad). Verified pad-by-pad against the SamacSys land pattern: provenance/footprint-vs-samacsys.json. |
vl53l8cx.lbr |
Fusion 360 / EAGLE library (symbol + package + device). |
altium/Adom_ToF.SchLib, altium/Adom_ToF.PcbLib |
Native Altium Designer libraries holding all three VL53Lx parts (adom-lbr assemble-altium, then the etched STEP bodies attached and the symbol-to-footprint links set through the Altium bridge in Altium Designer itself); altium/VL53L8CX.fp.spec is the kicad2altium footprint spec, altium/VL53L8CX.adom-lbr.json the canonical hub record. |
altium/tof-8x8-sensors.SchDoc, altium/tof-8x8-sensors.PcbDoc |
Altium example: the three sensors on one sheet (U1..U3) and one 39 x 14 mm board, placed by the Altium bridge (altium_place_on_sch / altium_test_board with a ';' list, altium-bridge 0.2.13). |
vl53l8cx-etched.step / .glb |
Library model. Manufacturer body, Adom Z-up, seated on z = 0, field-of-view cones removed, virtual MPN inlay on the +Y side wall. |
vl53l8cx.step / .glb |
Same body, no marking. |
vl53l8cx-fov.step / .glb, vl53l8cx-fov-etched.step / .glb |
The manufacturer's field-of-view cones kept as separate solids so you can switch them on when you want to see the coverage and off when you place the part. |
vl53l8cx-hero.glb |
Page hero: the etched chip plus teal dashed copper-pad outlines (50 % opacity), silkscreen (30 %), pad signal labels (50 %) and the field-of-view cones as a hidden layer. Open the viewer's Layers panel (left edge) and switch Field of view on to see the coverage; Chip, MPN etch, Pad outlines, Silkscreen and Pad labels are toggles too. The model idles with a gentle yaw. Reference artwork only, never put it on a board. |
vendor/VL53L8CX-cse-original.step |
Manufacturer STEP exactly as downloaded from the st.com CAD Resources tab (SamacSys), Y-up, sha256 28f438b157a10b98. |
vl53l8cx-adom-datasheet-model.step |
Adom-authored coloured model built from the datasheet outline drawing (CadQuery), used before the manufacturer STEP was fetched. |
artwork/ |
chip-thumbnailer outline cache (11 styles) and shaded iso render of the etched model; VL53L8CX-thumbs.json is the manifest. |
The 3D transforms (Y-up to Z-up rotation, yaw, seating translation, which solids were dropped, etch placement) are recorded per file in provenance/*.step.json.
Provenance
| Data | Source | Reference | Evidence |
|---|---|---|---|
| Identity, features | DS14161 Rev 7 (August 2023) | page 1 | datasheet copy in docs/ |
| Pin functions | DS14161 Rev 7 (August 2023) Table 3 | page 6 to 7 | table above quotes the datasheet |
| Package size | DS14161 Rev 7 (August 2023) outline drawing | page 29 to 31 | body bbox measured on the manufacturer STEP in provenance/vl53l8cx.step.json |
| Land pattern | DS14161 Rev 7 (August 2023) recommended solder pattern | page 35 | provenance/footprint-vs-samacsys.json |
| 3D model | st.com CAD Resources tab (SamacSys), CSE partID 17236813 | fetched 2026-09-19 | sha256 in page.json and provenance/file-hashes.json |
| Price and stock | DigiKey, Mouser | 2026-09-18 | links above |
Cited datasheet pages
Page images rendered from the DS14161 Rev 7 (August 2023) copy in docs/ (click to enlarge).
| Page | What it shows |
|---|---|
| page 6 | Pin description (Table 3, part 1) |
| page 7 | Pin description (Table 3, part 2) |
| page 19 | Recommended operating conditions (Table 10) |
| page 29 | Outline drawing (Figure 26) |
| page 35 | Recommended solder pattern |
| page 38 | Order codes |
Datasheet figure crops
Figure crops from DS14161 Rev 7 (August 2023) that an earlier revision of this page extracted (kept at the repo root):
- pinout.png
- outline-drawing-1.png
- outline-drawing-2.png
- solder-pattern.png
- tape-and-reel.png
- fov-diagram.png
- block-diagram.png
- zone-mapping-8x8.png
Related
- VL53L5CX - previous generation, I2C only, 2.8/3.3 V single supply (different pinout).
- VL53L7CX - ultrawide 90 degree FoV member of the previous generation.
Thermal pad
B4 is the exposed thermal pad (Optical LGA-16 with liner); the datasheet requires it on the ground plane for heat conduction. The array below is the standard thermal-via rule for a pad this size; the application note is the authority for your stack-up.
Chip outline cache
- 3D model files:
vl53l8cx-etched.step/vl53l8cx-etched.glbcarry the MPN laser-etched on the die in a toggleableAdom.LaserEtchgroup (Fusion-ready);vl53l8cx.step/vl53l8cx.glbare the bare package body.
Family
- Built from VL53L5CX revision
1.0.0(as v0.1.0) current