component
VIPER22ASTR-E
Public Made by Adomby adom
STMicroelectronics AC-DC Controllers and Regulators, SO-8. Pinout extracted from the datasheet, KiCad symbol/footprint/3D.
main
Ray
Brief states the pinout check that actually ran (was an unconditional "Datasheet-verified pinout")
edd478e
10d ago
123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176
{
"schema_version": 1,
"type": "component",
"slug": "viper22astr-e",
"title": "VIPER22ASTR-E",
"brief": "STMicroelectronics AC-DC Controllers and Regulators, SO-8. Pinout extracted from the datasheet, KiCad symbol/footprint/3D.",
"version": "0.2.0",
"license": "CC-BY-SA-4.0",
"tags": [
"component",
"pmic",
"viper22astr-e"
],
"component": {
"mpn": "VIPER22ASTR-E",
"manufacturer": "STMicroelectronics",
"package": "SO-8",
"pin_count": 8,
"category": "PMIC",
"subcategory": "AC-DC Controllers and Regulators",
"datasheet": "https://www.st.com/resource/en/datasheet/viper22astr-e.pdf",
"parts": {
"symbol": "viper22astr-e.kicad_sym",
"footprint": "viper22astr-e.kicad_mod",
"model_3d": "viper22astr-e-etched.glb",
"model_3d_plain": "viper22astr-e.glb",
"model_3d_step": "viper22astr-e-etched.step",
"model_3d_step_plain": "viper22astr-e.step",
"lbr": "viper22astr-e.lbr"
},
"distributor_links": {
"lcsc": "C9216"
},
"pins": [
{
"number": "1",
"name": "SOURCE",
"type": "power_in",
"description": "Power MOSFET source and circuit ground reference. Pin 1 and pin 2 are internally connected to the same SOURCE node and are the ground return for VDD and FB."
},
{
"number": "2",
"name": "SOURCE",
"type": "power_in",
"description": "Power MOSFET source and circuit ground reference (second SOURCE pin, internally tied to pin 1)."
},
{
"number": "3",
"name": "FB",
"type": "input",
"description": "Feedback input for current-mode PWM regulation. Useful voltage range 0 V to 1 V; the pin is current-sensitive (typically driven by an optocoupler). Peak drain current is defined by IFB; shorting FB to SOURCE yields the peak current limit IDlim (typ 0.7 A). Absolute-max IFB = 3 mA; internal input impedance ~1.2 kΩ."
},
{
"number": "4",
"name": "VDD",
"type": "power_in",
"description": "Supply for the internal control circuits. Operating range 9 V to 38 V; absolute max 50 V. VDDon start-up threshold typ 14.5 V (13-16 V), VDDoff undervoltage lockout typ 8 V (7-9 V), overvoltage shutdown VDDovp typ 42 V. During start-up VDD is charged from DRAIN through the internal HV current source; in normal operation it is fed by the auxiliary transformer winding."
},
{
"number": "5",
"name": "DRAIN",
"type": "power_in",
"description": "Power MOSFET drain. Also used by the internal high-voltage current source during start-up to charge the external VDD capacitor. BVDSS = 730 V (min); absolute-max VDS(sw) = -0.3 … 730 V; rDS(on) typ 15 Ω. Pins 5, 6, 7, 8 are internally tied to the same DRAIN node and should all be connected together with a large copper area for thermal dissipation."
},
{
"number": "6",
"name": "DRAIN",
"type": "power_in",
"description": "Power MOSFET drain (second DRAIN pin, internally tied to pin 5)."
},
{
"number": "7",
"name": "DRAIN",
"type": "power_in",
"description": "Power MOSFET drain (third DRAIN pin, internally tied to pin 5)."
},
{
"number": "8",
"name": "DRAIN",
"type": "power_in",
"description": "Power MOSFET drain (fourth DRAIN pin, internally tied to pin 5)."
}
],
"provenance": {
"extractor": "ds2sf",
"datasheet": {
"url": "https://www.st.com/resource/en/datasheet/viper22astr-e.pdf",
"pages": 21,
"sha256": "9d66a04887088780",
"source_tier": "mfr"
},
"cad": "KiCad official (CC-BY-SA 4.0)",
"pins": {
"total": 8,
"described": 8,
"cites_pages": true,
"refuses_to_fabricate": true
}
},
"viewers": {
"symbol": "viewers/symbol.html",
"footprint": "viewers/footprint.html"
},
"pin1": {
"pad": "1",
"at": [
-2.475,
-1.905
],
"corner": "top-left",
"source": "silk-marker",
"derived_from": "SOIC-8_3.9x4.9mm_P1.27mm@sha256:074ecb2092b24fa4",
"mark": "drawn"
}
},
"metadata": {
"specs": {
"Manufacturer": "STMicroelectronics",
"Package": "SO-8",
"Category": "PMIC",
"Pins": "8"
}
},
"sections": [
"hero",
"viewers",
"readme",
"breadcrumbs",
"info"
],
"discovery_triggers": [
"viper22astr-e"
],
"discovery_pitch": "VIPER22ASTR-E (STMicroelectronics) component page with datasheet-verified CAD.",
"author": {
"name": "Ray",
"email": "[email protected]"
},
"dependencies": {},
"hero": {
"type": "image",
"path": "docs/hero.png"
},
"files": [
"page.json",
"README.md",
"viper22astr-e.kicad_sym",
"viper22astr-e.kicad_mod",
"viper22astr-e.glb",
"viper22astr-e.step",
"viper22astr-e-etched.step",
"viper22astr-e.lbr",
"docs/hero.png",
"docs/viper22astr-e-datasheet.pdf",
"viewers/symbol.html",
"viewers/footprint.html"
],
"visibility": {
"public": true
},
"variants": [
{
"mpn": "VIPER22ASTR-E",
"kind": "packaging"
},
{
"mpn": "VIPer22AS-E",
"kind": "unknown"
},
{
"mpn": "VIPer22ADIP-E",
"kind": "unknown"
}
],
"updated_at": "2026-09-25T13:54:54.943Z"
}