component

USB6B1RL

Public Made by Adom

by adom

STMicroelectronics ESD And Surge Protection (TVS/ESD), SOIC-8. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.

componentcircuit protectionusb6b1rlfactory-2.0.0extractor-text
Overview Files Discover Packages Releases Dependencies Issues Breadcrumbs Pull Requests Activity
main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs Publish 0.1.0 · Ray 3d ago
viewers usb6b1rl: viewers · Ray 3d ago
package.json Publish 0.1.0 · Ray 3d ago
page.json Set visibility: public · Ray 3d ago
README.md Initial commit: component/usb6b1rl · Ray 3d ago
usb6b1rl-etched.glb usb6b1rl: factory component page (tier=lcsc) · Ray 3d ago
usb6b1rl-etched.step usb6b1rl: factory component page (tier=lcsc) · Ray 3d ago
usb6b1rl-hero.glb Publish 0.1.0 · Ray 3d ago
usb6b1rl-hero.overlay.json Publish 0.1.0 · Ray 3d ago
usb6b1rl.glb Publish 0.1.0 · Ray 3d ago
usb6b1rl.kicad_mod Publish 0.1.0 · Ray 3d ago
usb6b1rl.kicad_sym Publish 0.1.0 · Ray 3d ago
usb6b1rl.lbr Publish 0.1.0 · Ray 3d ago
usb6b1rl.step Publish 0.1.0 · Ray 3d ago

USB6B1RL

STMicroelectronics · ESD And Surge Protection (TVS/ESD) · SOIC-8

USB6B1RL from STMicroelectronics, in a SOIC-8. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 Vcc power_in Supply rail pin, clamped by the integrated Transil diode (VBR = 6 V min at IR = 1 mA) and connected to the same node as pin 8; keep the track to the supply short, with 100 nF to ground recommended.
2 I/O1 passive Protected data line 1 input, connected internally to I/O1 on pin 7, with rail-to-rail clamping diodes to Vcc and GND (25 A peak pulse, 8/20 µs).
3 I/O2 passive Protected data line 2 input, connected internally to I/O2 on pin 6, with rail-to-rail clamping diodes to Vcc and GND (25 A peak pulse, 8/20 µs).
4 GND power_in Ground reference pin, connected to the same node as pin 5; keep the track to the ground plane short.
5 GND power_in Ground reference pin, connected to the same node as pin 4 (separate input and output pins, 4-point structure).
6 I/O2 passive Protected data line 2 output side, connected internally to I/O2 on pin 3 (4-point structure); capacitance between D+ and D- is 15 pF max.
7 I/O1 passive Protected data line 1 output side, connected internally to I/O1 on pin 2 (4-point structure); capacitance between D+ and D- is 15 pF max.
8 Vcc power_in Supply rail pin, connected to the same node as pin 1 (separate input and output pins, 4-point structure); leakage 10 µA max at VRM = 5.25 V.

Key specifications

Parameter Value
Manufacturer STMicroelectronics
Package SOIC-8
Category Circuit Protection
Pins 8

CAD (KiCad official)

  • Symbol: USB6B1RL
  • Footprint: Package_SO:SOIC-8_3.9x4.9mm_P1.27mm
  • 3D model: SOIC-8 (KiCad packages3D, STEP)
  • 3D model files: usb6b1rl-etched.step / usb6b1rl-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); usb6b1rl.step / usb6b1rl.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: STMicroelectronics datasheet (9 pp, sha256 2c5a8ac2e60be887, retrieved 2026-10-03, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-sonnet-5-5 (text+vision), consensus claude-opus-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF