Loads on click. Unloads only if this page sits in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads on click. Unloads only if this page sits in the background.

PCB Footprint

Open full view ↗
Loads on click. Unloads only if this page sits in the background.
Loads on click. Unloads only if this page sits in the background.
Download PDF
Contents

README

markdown

UCC2897APWR

Texas Instruments · AC-DC Controllers And Regulators · TSSOP-20

UCC2897APWR from Texas Instruments, in a TSSOP-20. Pinout and pin descriptions extracted from the manufacturer datasheet by ds2sf; symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 VIN power_in Connect to input-power rail (maximum 120 V) to provide high-voltage JFET start-up current until bootstrap bias becomes available.
2 N/C unconnected No internal connection; leave floating.
3 RDEL input Program turn-on delay for gate-drive outputs via resistor to GND; delay time follows equation tDEL = 11.1×10⁻¹² × RDEL + 15×10⁻⁹ seconds.
4 RON input Program internal timing-capacitor charge current via resistor to GND; determines on-time and switching frequency along with ROFF.
5 ROFF input Program internal timing-capacitor discharge current via resistor to GND; determines off-time and maximum duty cycle along with RON.
6 VREF power_out 5-V regulated reference voltage output (up to 5 mA); bypass to GND with 0.1-µF capacitor for stability and noise filtering.
7 SYNC bidirectional Bidirectional synchronization input/output; accepts external clock synchronization signal or outputs internal oscillator timing reference when standalone.
8 GND power_in Analog ground reference for control circuitry; connect directly to PGND via single short trace to minimize control noise coupling.
9 CS input Peak current-sense input for current-mode control and cycle-by-cycle current limiting at 0.5-V threshold; requires RC filter between current-sense resistor and pin.
10 RSLOPE input Program slope-compensation current amplitude via resistor to GND; compensation slope is proportional to internal timing-capacitor waveform during OUT high periods.
11 FB input Error signal feedback from external optocoupler or error amplifier with control range 2.5 V (minimum duty) to 4.5 V (maximum duty).
12 SS/SD input Soft-start and shutdown capacitor pin; charged from 2.5 V to 4.5 V by internal current source during soft-start and discharged to 0.5 V for shutdown.
13 PGND power_in Power ground current return for high-current drivers OUT and AUX; must connect to GND pin with single short trace.
14 AUX output Gate driver output for auxiliary P-channel clamp MOSFET (active-low logic) with 2-A source and 2-A sink current capability.
15 OUT output Gate driver output for main N-channel MOSFET (active-high logic) with 2-A source and 2-A sink current capability; connect 10-kΩ resistor to PGND.
16 PVDD power_in Supply for output drivers; bypass to PGND with 10-µF capacitor at device.
17 VDD power_in Primary power supply (8.5 V to 16 V) for gate drivers and 5-V bias regulator; bypass to PGND with 1-µF capacitor at device.
18 LINEUV input Line undervoltage monitor input (1.27-V threshold, programmable hysteresis) for bulk voltage monitoring via external resistor divider.
19 LINEOV input Line overvoltage monitor input (1.27-V threshold, programmable hysteresis) that disables outputs immediately upon threshold crossing.
20 N/C unconnected No internal connection; leave floating.

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package TSSOP-20
Category Power Management (PMIC)
Pins 20

CAD (KiCad official)

  • Symbol: UCC2897APWR
  • Footprint: Package_SO:TSSOP-20_4.4x6.5mm_P0.65mm
  • 3D model: TSSOP-20 (KiCad packages3D, STEP)
  • 3D model files: ucc2897apwr-etched.step / ucc2897apwr-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); ucc2897apwr.step / ucc2897apwr.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (50 pp, sha256 fb294981fe94b45c, retrieved 2026-09-23, tier: manufacturer)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.2, primary claude-haiku-4-5-20251001 (text), consensus claude-sonnet-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF