component
UCC28019ADR
Public Made by Adomby adom
Texas Instruments AC-DC Controllers And Regulators, SOIC-8-150mil. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.
3D Model
Open in new tab ↗
Loads on click. Unloads only if this page sits in the background.
Symbol & Footprint
Schematic Symbol
Open full view ↗Loads on click. Unloads only if this page sits in the background.
PCB Footprint
Open full view ↗Loads on click. Unloads only if this page sits in the background.
Datasheet
Open in new tab ↗Loads on click. Unloads only if this page sits in the background.
README
markdownUCC28019ADR
Texas Instruments · AC-DC Controllers And Regulators · SOIC-8-150mil
UCC28019ADR from Texas Instruments, in a SOIC-8-150mil. Pinout and pin descriptions extracted from the manufacturer datasheet by ds2sf; symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | GND | power_in | Ground reference for device and all signal returns. |
| 2 | ICOMP | output | Current loop compensation amplifier output; requires RC compensation network to ground with 0.6 V minimum disable threshold and 7.5 V absolute maximum rating. |
| 3 | ISENSE | input | Negative inductor current sense input; soft over-current protection triggers at -0.73 V, peak current limit at -1.08 V; internal 1.5 μA pull-up detects open circuit at 0.1 V. |
| 4 | VINS | input | Scaled AC line voltage sense from external resistor divider; input brown-out protection with 0.82 V (low) and 1.5 V (high) thresholds; soft start initiates when VINS exceeds 1.5 V. |
| 5 | VCOMP | output | Voltage loop error amplifier output for external RC compensation; discharged to ground during fault/standby; voltage determines PWM ramp slope and current amplifier gain. |
| 6 | VSENSE | input | Output voltage feedback from external resistor divider to 5 V reference; over-voltage protection at 5.25 V, under-voltage detection at 4.75 V, standby mode below 0.8 V; internal minimum 100 nA pull-down for open-loop protection. |
| 7 | VCC | power_in | External regulated bias supply input; UVLO enables at 10.5 V and disables at 9.5 V; requires minimum 0.1 μF ceramic bypass capacitor to ground for high-frequency filtering. |
| 8 | GATE | output | Integrated push-pull gate driver output for external MOSFET(s); 2.0 A peak sink and 1.5 A peak source capability; internal clamp limits voltage to 12.5 V. |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | Texas Instruments |
| Package | SOIC-8-150mil |
| Category | Power Management (PMIC) |
| Pins | 8 |
CAD (KiCad official)
- Symbol:
UCC28019ADR - Footprint:
Package_SO:SOIC-8_3.9x4.9mm_P1.27mm - 3D model: SOIC-8-150mil (KiCad packages3D, STEP)
- 3D model files:
ucc28019adr-etched.step/ucc28019adr-etched.glbcarry the MPN laser-etched on the die in a toggleableAdom.LaserEtchgroup (Fusion-ready);ucc28019adr.step/ucc28019adr.glbare the bare package body.
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: Texas Instruments datasheet (52 pp, sha256
870dd03827f6d414, retrieved 2026-09-23, tier: manufacturer) - Extractor: parts-factory
2.0.0/extract_pins 0.2, primaryclaude-haiku-4-5-20251001(text), consensusclaude-sonnet-5(agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish. - CAD: KiCad official libraries (CC-BY-SA 4.0).