component
TPS7B4253QDDARQ1
Public Made by Adomby adom
Texas Instruments Voltage Regulators - Linear, Low Drop Out (LDO) Regulators, SOIC-8-EP. Pinout extracted from the datasheet, KiCad symbol/footprint/3D.
main
Ray
tps7b4253qddarq1: component.models_3d pose record per STEP (Z-up, seated z=0, pad-centre origin, identity binding)
2f73142
17h ago
123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208
{
"schema_version": 1,
"type": "component",
"slug": "tps7b4253qddarq1",
"title": "TPS7B4253QDDARQ1",
"brief": "Texas Instruments Voltage Regulators - Linear, Low Drop Out (LDO) Regulators, SOIC-8-EP. Pinout extracted from the datasheet, KiCad symbol/footprint/3D.",
"version": "0.1.0",
"license": "CC-BY-SA-4.0",
"tags": [
"component",
"pmic",
"tps7b4253qddarq1"
],
"component": {
"mpn": "TPS7B4253QDDARQ1",
"manufacturer": "Texas Instruments",
"package": "SOIC-8-EP",
"pin_count": 9,
"category": "PMIC",
"subcategory": "Voltage Regulators - Linear, Low Drop Out (LDO) Regulators",
"datasheet": "https://www.ti.com/lit/ds/symlink/tps7b4253qddarq1.pdf",
"parts": {
"symbol": "tps7b4253qddarq1.kicad_sym",
"footprint": "tps7b4253qddarq1.kicad_mod",
"model_3d": "tps7b4253qddarq1-etched.glb",
"model_3d_plain": "tps7b4253qddarq1.glb",
"model_3d_step": "tps7b4253qddarq1-etched.step",
"model_3d_step_plain": "tps7b4253qddarq1.step",
"lbr": "tps7b4253qddarq1.lbr"
},
"distributor_links": {},
"pins": [
{
"number": "1",
"name": "OUT",
"type": "power_out",
"description": "Regulated output. Block to GND with a ceramic capacitor (10 to 500 µF, ESR 1 mΩ to 20 Ω) close to the device pins per the Output Capacitor requirements. Supplies up to 300 mA at 2 V to 40 V (SO PowerPAD)."
},
{
"number": "2",
"name": "NC",
"type": "unconnected",
"description": "No internal connection."
},
{
"number": "3",
"name": "GND",
"type": "power_in",
"description": "Ground reference."
},
{
"number": "4",
"name": "FB",
"type": "input",
"description": "Feedback input for the tracker. Connects to an external resistor divider (or directly to OUT) to set the output voltage. Rated -1 V to 45 V absolute maximum; recommended 2 V to 18 V (SO PowerPAD)."
},
{
"number": "5",
"name": "ADJ",
"type": "input",
"description": "Reference / adjust input. Also serves as the enable in this package: a low signal (<0.7 V) disables the device, a high signal (≥2 V, SO PowerPAD) enables it. The reference voltage can be applied directly or through a divider; add a decoupling capacitor close to the pin. Recommended range 2 V to 18 V."
},
{
"number": "6",
"name": "GND",
"type": "power_in",
"description": "Ground reference (second GND pin, tied to pin 3 internally)."
},
{
"number": "7",
"name": "NC",
"type": "unconnected",
"description": "No internal connection."
},
{
"number": "8",
"name": "IN",
"type": "power_in",
"description": "Unregulated supply input. Recommended 4 V to 40 V (absolute max −40 V to 45 V, supports 45-V load dump and reverse polarity). Connect a bypass capacitor close to the pin to compensate for line influences."
},
{
"number": "9",
"name": "PAD",
"type": "passive",
"description": "Exposed thermal pad. Connect to the GND pin/plane for best thermal performance, or leave floating (per the datasheet, connect to GND or leave floating)."
}
],
"provenance": {
"extractor": "ds2sf",
"datasheet": {
"url": "https://www.ti.com/lit/ds/symlink/tps7b4253qddarq1.pdf",
"pages": 32,
"sha256": "99574acc751879ee",
"source_tier": "mfr"
},
"cad": "KiCad official (CC-BY-SA 4.0)",
"pins": {
"total": 9,
"described": 9,
"cites_pages": true,
"refuses_to_fabricate": true
}
},
"viewers": {
"symbol": "viewers/symbol.html",
"footprint": "viewers/footprint.html"
},
"models_3d": [
{
"file": "tps7b4253qddarq1.step",
"role": "plain",
"up": "Z",
"units": "mm",
"origin": "footprint origin = pad-pattern centre",
"seat": "z = 0",
"extents_mm": [
6.0,
4.9,
1.55
],
"zmin_mm": -0.0,
"centre_offset_mm": 0.0,
"footprint_binding": "identity",
"sha256": "2d6f7e774e8143e3320cbd59eb5be9f3b7864614644e3b072006e1eb05fb7fa6",
"checked": "2026-10-07",
"checked_by": "factory/step_pose.py (Z-up, origin, seat, binding)"
},
{
"file": "tps7b4253qddarq1-etched.step",
"role": "eda",
"up": "Z",
"units": "mm",
"origin": "footprint origin = pad-pattern centre",
"seat": "z = 0",
"extents_mm": [
6.0,
4.9,
1.55
],
"zmin_mm": -0.0,
"centre_offset_mm": 0.0,
"footprint_binding": "identity",
"sha256": "cdd7b75f83c15179df785810337874801ff19d8bea2e4c012806e80e5ad1cc47",
"checked": "2026-10-07",
"checked_by": "factory/step_pose.py (Z-up, origin, seat, binding)"
}
]
},
"metadata": {
"specs": {
"Manufacturer": "Texas Instruments",
"Package": "SOIC-8-EP",
"Category": "PMIC",
"Pins": "9"
}
},
"variants": [
{
"mpn": "TPS7B4253QDDARQ1",
"kind": "packaging"
},
{
"mpn": "TPS7B4253QDDARQ1PWPR",
"kind": "packaging"
},
{
"mpn": "TPS7B4253QDDARQ1PWPRQ1",
"kind": "packaging"
}
],
"sections": [
"hero",
"viewers",
"readme",
"breadcrumbs",
"info"
],
"discovery_triggers": [
"tps7b4253qddarq1"
],
"discovery_pitch": "TPS7B4253QDDARQ1 (Texas Instruments) component page with datasheet-verified CAD.",
"author": {
"name": "Ray",
"email": "[email protected]"
},
"dependencies": {},
"hero": {
"type": "image",
"path": "docs/hero.png"
},
"files": [
"page.json",
"README.md",
"tps7b4253qddarq1.kicad_sym",
"tps7b4253qddarq1.kicad_mod",
"tps7b4253qddarq1.glb",
"tps7b4253qddarq1.step",
"tps7b4253qddarq1.lbr",
"docs/hero.png",
"docs/tps7b4253qddarq1-datasheet.pdf",
"viewers/symbol.html",
"viewers/footprint.html"
],
"visibility": {
"public": true
},
"updated_at": "2026-09-25T12:47:43.834Z"
}