component

TPS7A8500ARGRR

Public Made by Adom

by adom

Texas Instruments Voltage Regulators - Linear, Low Drop Out (LDO) Regulators, VQFN-20(3.5x3.5). Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.

componentpower management (pmic)tps7a8500argrrfactory-2.0.0extractor-text
Overview Files Discover Packages Releases Dependencies Issues Breadcrumbs Pull Requests Activity
main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs Publish 0.1.0 · Ray 9h ago
viewers tps7a8500argrr: viewers · Ray 9h ago
package.json Publish 0.1.0 · Ray 9h ago
page.json Set visibility: public · Ray 9h ago
README.md Initial commit: component/tps7a8500argrr · Ray 9h ago
tps7a8500argrr-etched.glb tps7a8500argrr: factory component page (tier=lcsc) · Ray 9h ago
tps7a8500argrr-etched.step tps7a8500argrr: factory component page (tier=lcsc) · Ray 9h ago
tps7a8500argrr-hero.glb Publish 0.1.0 · Ray 9h ago
tps7a8500argrr-hero.overlay.json Publish 0.1.0 · Ray 9h ago
tps7a8500argrr.glb Publish 0.1.0 · Ray 9h ago
tps7a8500argrr.kicad_mod Publish 0.1.0 · Ray 9h ago
tps7a8500argrr.kicad_sym Publish 0.1.0 · Ray 9h ago
tps7a8500argrr.lbr Publish 0.1.0 · Ray 9h ago
tps7a8500argrr.step Publish 0.1.0 · Ray 9h ago

TPS7A8500ARGRR

Texas Instruments · Voltage Regulators - Linear, Low Drop Out (LDO) Regulators · VQFN-20(3.5x3.5)

TPS7A8500ARGRR from Texas Instruments, in a VQFN-20(3.5x3.5). Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 OUT power_out Regulated output voltage pin; 47-μF or larger ceramic capacitor required for stability and low impedance to load.
2 SNS input Output voltage sense input pin; connect to load side of output trace only when ANY-OUT feature is used.
3 FB input Feedback pin connected to error amplifier; 10-nF feed-forward capacitor from FB to OUT recommended for ac performance.
4 PG tri_state Active-high, open-drain power-good output indicating when output voltage reaches VIT(PG) target.
5 50mV input ANY-OUT voltage setting pin; connect to ground to increase output voltage, to SNS to increase resolution, or leave floating.
6 100mV input ANY-OUT voltage setting pin; connect to ground to increase output voltage, to SNS to increase resolution, or leave floating.
7 200mV input ANY-OUT voltage setting pin; connect to ground to increase output voltage, to SNS to increase resolution, or leave floating.
8 GND power_in Ground pin; must be connected to ground, thermal pad, and other GND pins with low-impedance connection.
9 400mV input ANY-OUT voltage setting pin; connect to ground to increase output voltage, to SNS to increase resolution, or leave floating.
10 800mV input ANY-OUT voltage setting pin; connect to ground to increase output voltage, to SNS to increase resolution, or leave floating.
11 1.6V input ANY-OUT voltage setting pin; connect to ground to increase output voltage, to SNS to increase resolution, or leave floating.
12 BIAS power_in Bias supply voltage pin enabling low-input, low-output voltage conditions; requires 10-μF capacitor or larger between this pin and ground if used.
13 NR/SS passive Noise-reduction and soft-start pin; external capacitor from this pin to ground enables soft-start function and reduces reference voltage noise.
14 EN input Enable pin; logic high enables device, logic low disables device; must be connected to IN or BIAS if enable functionality not required.
15 IN power_in Input supply voltage pin; requires 10-μF or larger ceramic capacitor to ground to reduce input supply impedance.
16 IN power_in Input supply voltage pin; requires 10-μF or larger ceramic capacitor to ground to reduce input supply impedance.
17 IN power_in Input supply voltage pin; requires 10-μF or larger ceramic capacitor to ground to reduce input supply impedance.
18 GND power_in Ground pin; must be connected to ground, thermal pad, and other GND pins with low-impedance connection.
19 OUT power_out Regulated output voltage pin; 47-μF or larger ceramic capacitor required for stability and low impedance to load.
20 OUT power_out Regulated output voltage pin; 47-μF or larger ceramic capacitor required for stability and low impedance to load.
21 EP passive Exposed pad (from the footprint; not named in the datasheet pin table).

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package VQFN-20(3.5x3.5)
Category Power Management (PMIC)
Pins 21

CAD (KiCad official)

  • Symbol: TPS7A8500ARGRR
  • Footprint: Package_DFN_QFN:QFN-20-1EP_3.5x3.5mm_P0.5mm_EP2x2mm
  • 3D model: VQFN-20(3.5x3.5), generated from the KiCad footprint (body from the F.Fab outline, terminals on the pads, 0.9 mm nominal QFN height). Neither the vendor nor KiCad ships a 3D model for this package, so the dimensions are nominal, not the manufacturer's CAD (STEP)
  • 3D model files: tps7a8500argrr-etched.step / tps7a8500argrr-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); tps7a8500argrr.step / tps7a8500argrr.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (49 pp, sha256 361d696b06535f2b, retrieved 2026-10-06, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-4-5-20251001 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF