main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs Publish 0.1.0 · Ray 23h ago
viewers tps7a6050qkttrq1: viewers · Ray 23h ago
package.json Publish 0.1.0 · Ray 23h ago
page.json Set visibility: public · Ray 23h ago
README.md Initial commit: component/tps7a6050qkttrq1 · Ray 23h ago
tps7a6050qkttrq1-etched.glb tps7a6050qkttrq1: factory component page (tier=lcsc) · Ray 23h ago
tps7a6050qkttrq1-etched.step tps7a6050qkttrq1: factory component page (tier=lcsc) · Ray 23h ago
tps7a6050qkttrq1-hero.glb tps7a6050qkttrq1: hero GLB from the etched model (keeps the MPN mark) · Ray 1h ago
tps7a6050qkttrq1-hero.overlay.json Publish 0.1.0 · Ray 23h ago
tps7a6050qkttrq1.glb Publish 0.1.0 · Ray 23h ago
tps7a6050qkttrq1.kicad_mod Publish 0.1.0 · Ray 23h ago
tps7a6050qkttrq1.kicad_sym Publish 0.1.0 · Ray 23h ago
tps7a6050qkttrq1.lbr Publish 0.1.0 · Ray 23h ago
tps7a6050qkttrq1.step Publish 0.1.0 · Ray 23h ago

TPS7A6050QKTTRQ1

Texas Instruments · Voltage Regulators - Linear, Low Drop Out (LDO) Regulators · TO-263-5

TPS7A6050QKTTRQ1 from Texas Instruments, in a TO-263-5. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 VIN power_in Unregulated input voltage pin, which should have a bypass capacitor to GND to dampen input line transients; the datasheet gives a recommended VIN of 7 V to 40 V and an absolute maximum of 45 V (transient, under 480 ms).
2 nRST output Open-drain reset output that requires an external pullup resistor to VOUT; the absolute maximum rating is -0.3 V to 7 V.
3 GND power_in Signal-ground pin of the IC, which is also the return for the input bypass capacitor and the output capacitor COUT.
4 RDELAY output Reset delay timer pin for TPS7A60-Q1 only, programmed by an external capacitor CDLY to ground; the absolute maximum rating is -0.3 V to 7 V and the low-voltage output range is 0 V to 5.25 V.
5 VOUT power_out Regulated 5 V output (for this 5 V device) with a limit on maximum output current of 300 mA; a low-ESR external capacitor COUT must be connected between this pin and GND for stable operation.
6 EP passive Exposed pad (from the footprint; not named in the datasheet pin table).

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package TO-263-5
Category Power Management (PMIC)
Pins 6

CAD (KiCad official)

  • Symbol: TPS7A6050QKTTRQ1
  • Footprint: Package_TO_SOT_SMD:TO-263-5_TabPin6
  • 3D model: TO-263-5 (KiCad packages3D, STEP)
  • 3D model files: tps7a6050qkttrq1-etched.step / tps7a6050qkttrq1-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); tps7a6050qkttrq1.step / tps7a6050qkttrq1.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (36 pp, sha256 e95579ec81481585, retrieved 2026-10-08, tier: lcsc)
  • Datasheet language: Chinese. Pin names, descriptions, and specs on this page were extracted and translated to English by ds2sf; the linked PDF is the manufacturer original.
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF