main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs tps7a3001dgnr: re-etch, flat white mark read from pin 1 (service-occt 1.4.0) + chip hero · Ray 2d ago
viewers tps7a3001dgnr: viewers · Ray 4d ago
package.json Publish 0.1.0 · Ray 4d ago
page.json Set visibility: public · Ray 4d ago
README.md Initial commit: component/tps7a3001dgnr · Ray 4d ago
tps7a3001dgnr-etched.fit.json tps7a3001dgnr: re-etch, flat white mark read from pin 1 (service-occt 1.4.0) + chip hero · Ray 3d ago
tps7a3001dgnr-etched.glb tps7a3001dgnr: re-etch, flat white mark read from pin 1 (service-occt 1.4.0) + chip hero · Ray 2d ago
tps7a3001dgnr-etched.step tps7a3001dgnr: re-etch, flat white mark read from pin 1 (service-occt 1.4.0) + chip hero · Ray 2d ago
tps7a3001dgnr.glb Publish 0.1.0 · Ray 4d ago
tps7a3001dgnr.kicad_mod Publish 0.1.0 · Ray 4d ago
tps7a3001dgnr.kicad_sym Publish 0.1.0 · Ray 4d ago
tps7a3001dgnr.lbr Publish 0.1.0 · Ray 4d ago
tps7a3001dgnr.step Publish 0.1.0 · Ray 4d ago

TPS7A3001DGNR

Texas Instruments · Voltage Regulators - Linear, Low Drop Out (LDO) Regulators · HVSSOP-8

TPS7A3001DGNR from Texas Instruments, in a HVSSOP-8. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 OUT output Regulator output; a capacitor ≥ 2.2 µF must be tied from this pin to ground to ensure stability.
2 FB input Feedback pin that sets the output voltage of the device.
3 NC unconnected Not internally connected; this pin must either be left open or tied to GND.
4 GND power_in Ground.
5 EN input Enable pin that turns the regulator on or off; regulator is enabled if VEN ≥ VEN(+HI,min) or VEN ≤ VEN(-HI,max), and disabled if VEN(+LO,max) ≥ VEN ≥ VEN(-LO,min); can be tied to IN if unused, with
6 NR/SS passive Noise-reduction/soft-start pin; an external capacitor connected here filters internal band-gap noise to reduce output RMS noise and also programs the soft-start ramp time.
7 DNC unconnected Do not connect; do not route this pin to any electrical net, not even GND or IN.
8 IN power_in Input supply, -3 V to -35 V.
9 PowerPAD power_in Exposed thermal pad; must either be left open or tied to GND, and should be soldered to a PCB ground plane to enhance thermal performance.

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package HVSSOP-8
Category Power Management (PMIC)
Pins 9

CAD (KiCad official)

  • Symbol: TPS7A3001DGNR
  • Footprint: Package_SO:HVSSOP-8-1EP_3x3mm_P0.65mm_EP1.57x1.89mm
  • 3D model: HVSSOP-8, generated from the KiCad footprint (body from the F.Fab outline, terminals on the pads, 1.0 mm nominal HVSSOP height). Neither the vendor nor KiCad ships a 3D model for this package, so the dimensions are nominal, not the manufacturer's CAD (STEP)
  • 3D model files: tps7a3001dgnr-etched.step / tps7a3001dgnr-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); tps7a3001dgnr.step / tps7a3001dgnr.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (42 pp, sha256 b60d6fd8d7220e9f, retrieved 2026-10-01, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.2, primary claude-haiku-4-5-20251001 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF