Loads on click. Unloads only if this page sits in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads on click. Unloads only if this page sits in the background.

PCB Footprint

Open full view ↗
Loads on click. Unloads only if this page sits in the background.
Loads on click. Unloads only if this page sits in the background.
Download PDF
Contents

README

markdown

TPS74601PBDRVR

Texas Instruments · Voltage Regulators - Linear, Low Drop Out (LDO) Regulators · WSON-6-EP(2x2)

TPS74601PBDRVR from Texas Instruments, in a WSON-6-EP(2x2). Pinout and pin descriptions extracted from the manufacturer datasheet by ds2sf; symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 OUT output Regulated output voltage pin supporting 0-1 A maximum output current; requires 1-220 μF ceramic capacitor to GND for stability.
2 FB input Feedback input to control loop error amplifier with 0.55 V setpoint for setting adjustable output voltage from 0.55-5.5 V via external resistor divider.
3 GND power_in Ground reference pin for all regulator circuits and bias network.
4 EN input Enable input; drive above VEN(HI)=1.0 V to enable regulator output, below VEN(LO)=0.3 V to disable output and activate internal pulldown discharge to GND.
5 PG output Open-drain power-good output; asserts low (≤300 mV) when VOUT falls below PGLTH (87-93% nominal), high-impedance when above PGHTH (89-95%).
6 IN power_in Supply input voltage pin accepting 1.5-6.0 V; requires ≥1 μF ceramic input capacitor to GND for transient response and impedance minimization.
7 EP passive Exposed pad (from the footprint; not named in the datasheet pin table).

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package WSON-6-EP(2x2)
Category Power Management (PMIC)
Pins 7

CAD (KiCad official)

  • Symbol: TPS74601PBDRVR
  • Footprint: Package_SON:WSON-6-1EP_2x2mm_P0.65mm_EP1x1.6mm
  • 3D model: WSON-6-EP(2x2) (KiCad packages3D, STEP)
  • 3D model files: tps74601pbdrvr-etched.step / tps74601pbdrvr-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); tps74601pbdrvr.step / tps74601pbdrvr.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (35 pp, sha256 ed98532d4b1bf5b4, retrieved 2026-09-23, tier: lcsc)
  • Datasheet language: Chinese. Pin names, descriptions, and specs on this page were extracted and translated to English by ds2sf; the linked PDF is the manufacturer original.
  • Extractor: parts-factory 2.0.0 / extract_pins 0.2, primary claude-haiku-4-5-20251001 (text), consensus claude-sonnet-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF