main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs Publish 0.1.0 · Ray 22h ago
viewers tps7333qp: viewers · Ray 22h ago
package.json tps7333qp: LCSC part number C2860635 (was published as the bare integer) · Ray 5h ago
page.json tps7333qp: LCSC part number C2860635 (was published as the bare integer) · Ray 5h ago
README.md Initial commit: component/tps7333qp · Ray 22h ago
tps7333qp-etched.glb tps7333qp: factory component page (tier=lcsc) · Ray 22h ago
tps7333qp-etched.step tps7333qp: factory component page (tier=lcsc) · Ray 22h ago
tps7333qp-hero.glb Publish 0.1.0 · Ray 22h ago
tps7333qp-hero.overlay.json Publish 0.1.0 · Ray 22h ago
tps7333qp.glb Publish 0.1.0 · Ray 22h ago
tps7333qp.kicad_mod Publish 0.1.0 · Ray 22h ago
tps7333qp.kicad_sym Publish 0.1.0 · Ray 22h ago
tps7333qp.lbr Publish 0.1.0 · Ray 22h ago
tps7333qp.step Publish 0.1.0 · Ray 22h ago

TPS7333QP

Texas Instruments · Voltage Regulators - Linear, Low Drop Out (LDO) Regulators · PDIP-8

TPS7333QP from Texas Instruments, in a PDIP-8. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 GND power_in Ground reference for the regulator; all voltages are specified with respect to this terminal.
2 EN input Enable input; a logic high shuts down the regulator (sleep mode, 0.5 µA max quiescent current at TJ = 25°C), and the pin is rated -0.3 V to 11 V.
3 IN power_in Regulator input supply, rated -0.3 V to 11 V; pins 3 and 4 are both IN.
4 IN power_in Regulator input supply, rated -0.3 V to 11 V; pins 3 and 4 are both IN.
5 OUT power_out Regulated output (3.3 V fixed for TPS7333) supplying 0 mA to 500 mA, with internal current limiting at approximately 1 A; pins 5 and 6 are both OUT.
6 OUT power_out Regulated output (3.3 V fixed for TPS7333) supplying 0 mA to 500 mA, with internal current limiting at approximately 1 A; pins 5 and 6 are both OUT.
7 SENSE input Output-voltage sense input for the fixed-voltage versions (FB on the adjustable TPS7301 only), normally connected to OUT as close to the device as possible and rated -0.3 V to 11 V.
8 RESET output Active-low open-drain NMOS reset output that goes low during an output undervoltage condition and returns high after a 200-ms (typ) delay once the condition ends.

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package PDIP-8
Category Power Management (PMIC)
Pins 8

CAD (KiCad official)

  • Symbol: TPS7333QP
  • Footprint: Package_DIP:DIP-8_W7.62mm
  • 3D model: PDIP-8 (KiCad packages3D, STEP)
  • 3D model files: tps7333qp-etched.step / tps7333qp-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); tps7333qp.step / tps7333qp.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (46 pp, sha256 64058afafde102b9, retrieved 2026-10-06, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-4-5-20251001 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF